A Scalable, Timing-Safe, Network-on-Chip Architecture with an Integrated Clock Distribution Method

A Scalable, Timing-Safe, Network-on-Chip Architecture with an Integrated Clock Distribution Method

Abstract	Growing system sizes together with increasing performance variability are making globally synchronous operation hard to realize. Mesochronous clocking constitutes a possible solution to the problems faced. The most fundamental of problems faced when communicating between mesochronously clocked regions concerns the possibility of data corruption caused by metastability. This paper presents an integrated communication and mesochronous clocking strategy, which avoids timing related errors while maintaining a globally synchronous system perspective. The architecture is scalable as timing integrity is based purely on local observations. It is demonstrated with a 90 nm CMOS standard cell network-on-chip design which implements completely timing-safe, global communication in a modular system.
Keywords	Network-on-Chip NoC Mesochronous
Type	Conference paper [With referee]
Conference	Design, Automation, and Test in Europe 2007
Editors	Proceedings of the conference on Design, automation and test in Europe 2007
Year	2007
BibTeX data	[bibtex]
IMM Group(s)	Computer Science & Engineering