## Mesochronous TDM-based Network-on-Chip

Anders la Cour Bentzon



Kongens Lyngby 2012 IMM-BSc-2012-13

Technical University of Denmark Informatics and Mathematical Modelling Building 321, DK-2800 Kongens Lyngby, Denmark Phone +45 45253351, Fax +45 45882673 reception@imm.dtu.dk www.imm.dtu.dk IMM-BSc-2012-13

This thesis is typeset using  $PT_EX$ .

## Abstract

Since wire delay makes it difficult to distribute a synchronous clock signal evenly in large digital systems, alternatives to the synchronous design paradigm are called for. This thesis proposes and implements a mesochronous router for a TDM-based network-on-chip. First, a synchronous router is designed, and a bi-synchronous FIFO is then introduced and its use as a synchroniser investigated. These FIFOs are used as synchronisers between the clock domains to make the router mesochronous. Finally, the design is verified to be working in practise as a proof-of-concept on an FPGA.

The solutions mentioned are analysed with regard to area, power consumption and speed, and clock-gated versions of the designs are proposed to reduce power. It is shown that while the mesochronous router works, it is in terms of area almost twice as large as a similar asynchronous router. Thus, the overhead incurred in a mesochronous system seems to favour an asynchronous approach. ii

# Resumé (Danish)

Da forsinkelse i ledninger gør det svært at distribuere et synkront kloksignal jævnt i større digitale systemer, er det nødvendigt at finde alternativer til det synkrone designparadigme. Denne opgave implementerer en mesokron router for et TDM-baseret intrachip netværk. Først bliver en synkron router designet, og anvendelsen af en bi-synkron FIFO som synkroniseringsenhed undersøges. Disse FIFO'er bruges derefter som synkroniseringsenheder mellem klokdomænerne for at gøre routeren mesokron. Endelig bliver det efterprøvet, at designet virker i praksis ved at lave en implementation på en FPGA.

De nævnte løsninger analyseres med hensyn til areal, effektforbrug og hastighed, og klok-gatede versioner foreslås for at spare effekt. Det vises, at mens den mesokrone router fungerer, så er den arealmæssigt næsten dobbelt så stor som en lignende asynkron router. De omkostninger, som et mesokront system medfører, lader altså til at gøre en asynkron tilgang mere hensigtsmæssig. iv

## Preface

Designing embedded systems, and in particular systems-on-chip, is an exciting area of research, because it requires that which is the essence of engineering: Creating a working, usable product that satisfies — maybe even astonishes — the end user, while complying with the numerous demands inflicted by the platform, which may dictate limitations on available space and power while insisting that the product run at top speed. These trade-offs are an integral part of engineering, and they are nowhere more pronounced than in embedded systems design.

In recent years, the tendency to connect together, on a single chip, several, heterogeneous processor cores has sparked increasing interest in research into the area which has now become known as networks-on-chip. The work presented here provides results for a particular network-on-chip component, and it is hoped that it will be used to compare the feasibility of this design with alternative solutions.

I would like to thank my friends, colleagues and family, who have endured and even supported me during the work of writing this thesis. In particular, I would like to express my gratitude to my supervisor, Professor Jens Sparsø of DTU Informatics, without whose guidance, patience and excellent advise this thesis would have been sorely lacking.

> Anders la Cour Bentzon Kongens Lyngby June 2012

vi

## Contents

$\mathbf{A}$	bstra	ct		i
R	esum	é (Danis	sh)	iii
Pı	refac	e		v
1	Intr	oductio	n	1
2	The	ory		3
	2.1	Synchro	nisation	3
	2.2	Clock-ga	ating methodology	4
	2.3	On-chip	interconnect	4
3	The	Synchr	onous Network	7
	3.1	Simple r	outer	7
		3.1.1 F	Router	7
		3.1.2 0	Crossbar	8
		3.1.3 H	Header parsing unit	9
		3.1.4 S	Synthesis	9
		3.1.5 S	Simulation	10
		3.1.6 F	Power consumption	11
	3.2	Clock-ga	ated router	12
		3.2.1 (	Clock-gating strategy	12
		3.2.2 S	Synthesis	13
		3.2.3 S	Simulation	14
		3.2.4 F	Power consumption	14
	3.3	Results .		15
4	A F	IFO Syr	achroniser for Mesochronous Networks	17
	4.1	Bi-synch	ronous FIFO synchroniser	17
		4.1.1 I	Design	17
		4.1.2 I	mplementation	19
		4.1.3 S	Synthesis	20
		4.1.4 S	Simulation	20
	4.2	An impr	coved full detector	21
	4.3	Clock-ga	ated FIFO synchroniser	22
		4.3.1 S	Synthesis	22
		4.3.2 S	Simulation	23
	4.4	Results .		24

5	<b>The</b> 5.1	Mesochronous Network25Mesochronous router25
		5.1.1 Synthesis
		5.1.2 Simulation
		5.1.3 Power consumption $\ldots \ldots 27$
	5.2	Plesiochronous considerations
	5.3	Clock-gated mesochronous router
		5.3.1 Synthesis
		5.3.2 Simulation
		5.3.3 Power consumption
	5.4	Results
6	FPO	GA Implementation and Test 33
	6.1	Test bench design
	6.2	Simulation
	6.3	Synthesis
	6.4	Results
7	Disc	cussion 37
	7.1	Results
	7.2	Further work
		7.2.1 Clock gating
		7.2.2 Area costs
		7.2.3 Measuring power and area
8	Con	clusion 41
Bi	bliog	raphy 44
Δ	Cod	e listings 45
	A.1	The Synchronous Network 45
	A.2	A FIFO Synchroniser for Mesochronous Networks
	A.3	The Mesochronous Network
	A.4	FPGA Implementation and Test
в	Red	acted synthesis reports 61
	B.1	The Synchronous Network
	B.2	A FIFO Synchroniser for Mesochronous Networks
	B.3	The Mesochronous Network
	B.4	FPGA Implementation and Test

## CHAPTER 1

## Introduction

Networks-on-chip (NoC) address an issue increasingly faced in hardware design, and particularly in consumer electronics: How to connect several heterogeneous intellectual property (IP) cores together on the same chip, in a so-called system-on-chip (SoC), while maintaining a reasonable bandwidth between them, in a way that scales with the number of cores [BM06, HG11]. This is solved by letting the NoC provide a layer of abstraction, where each core communicates directly with a network adaptor, which then routes the communication packages through the network to the correct destination. In the NoC considered in this thesis, nodes are connected in a two-dimensional grid, with each node consisting of an IP core, a network adaptor and a router. Thus, the total bandwidth increases when the grid size increases. Packages are routed using a technique known as virtual circuits, by which a pre-defined route is established through the router nodes when two cores need to communicate; and this is scheduled using *time-division multiplex*ing (TDM), where time slots are assigned beforehand in order to avoid blocking, and avoid arbitration in the circuits (see e.g. [DT04, DYN03]). Thus, a certain performance can be ensured beforehand, known as *quaranteed service*, which allows real-time processing, a feature that is important in many consumer electronics devices, such as set-top boxes that decode high-resolution video. Because offering real-time guarantees is relatively expensive - a time slot that is reserved, but currently not needed by its owner, remains unused, even if other packages are queued to be routed — some networks in addition provide a best effort layer, in which non-time-critical packages can be routed whenever there is free bandwidth.

There are numerous examples of different NoCs, and the research is on-going. Aethereal [GH10] and MANGO [BS05], respectively, are examples of a synchronous and an asynchronous NoC with guaranteed service and best effort using TDM. Aelite [HG11] is a mesochronous, simpler version of Aethereal; and [SS11] proposes an asynchronous router for an Aethereal-like network. The goal of this thesis is to provide a mesochronous version of the NoC router proposed by [SS11] in order to be able to make a reasonable comparison between the asynchronous and the mesochronous design paradigms as they relate to NoC development. Thus, performance indicators such as area costs, power consumption and speed are of particular interest as they are significant guideposts when it comes to deciding which implementation is most feasible.

NoCs are, like SoCs, normally implemented on application-specific integrated circuits (ASICs), as this is the best way to ensure the performance required of consumer electronics. Unfortunately, the ASIC design flow is nontrivial and time consuming, as well as expensive, so it lies outside the scope of a bachelor thesis. In order to still be able to have a target platform and to create a proof of concept, it has therefore been decided

to instead use an FPGA. In particular, the Digilent Nexys2 board will be used, which features the Xilinx Spartan3E-1200 FPGA along with several interfaces useful for testing, among these a seven-segment LED display. The Spartan3E-1200 has 1200K system gates, the equivalent of 19,512 logic cells, along with eight digital clock managers and 136K distributed RAM bits [Xil11]. This platform will be used when synthesising the implementations throughput the thesis, and the number of look-up tables (LUTs) required by a given design will be used as an estimate of die area. Finally, in Chapter 6, a single router will be synthesised, placed, routed and configured on this FPGA. To simulate the systems designed, ModelSim by Mentor Graphics will be used.

The theory presented in this thesis is not in itself overly complicated, and it has been attempted to introduce new concepts such that most readers familiar with electrical engineering at an undergraduate level should be able to follow along without resorting to other sources. However, there is a fine line between introducing and summarising a new concept and competing with textbooks to give the most thorough and theoretically satisfying explanation; the latter has deliberately not been attempted, so the reader may in some cases wish to refer to the relevant literature for a more in-depth treatment. As a starting point, [DP98] is an excellent textbook concerning digital systems, and most of the theory required in this thesis can be found in this book.

This thesis is divided into seven chapters. The chapter after this one provides a brief summary of the theory and background needed in the rest of the thesis. This is followed by a chapter describing the design and implementation of a simple Aethereal-like NoC router, which is a synchronous version of the one presented in [SS11]. Then a FIFO buffer is designed and its use as a synchroniser investigated, after which this is used to make a mesochronous NoC router. A simple test bench using this router is then implemented on an FPGA as a proof-of-concept, and finally the results obtained during the thesis are discussed, and areas of interest that need further work are proposed.

## Chapter 2

# Theory

This chapter provides a brief introduction to the theory and background required for the following chapters. The matters covered here are not intended to be exhaustive; rather, they should serve as useful summary, and the reader is advised to refer to the relevant literature for a more in-depth coverage.

First, an introduction to synchronisation issues and ways to synchronise between different clock domains is given, after which follows a brief overview of clock-gating methodology. Finally, a description of networks-on-chip and related concepts will be provided, along with an introduction to the network on which the rest of the thesis is based.

## 2.1 Synchronisation

Traditionally, the elements of a digital circuit are synchronous to the same clock signal, and the minimum clock period can be calculated as the worst-case time it takes a signal to propagate through the circuit and keep the minimum required flip-flop setup times. For the logic to work correctly, it is important that the clock signal is evenly distributed so that the clock 'ticks' at the same time in all the circuit elements. However, for large circuits, the efforts required to guarantee an even clock distribution increase prohibitively. A way to mitigate this is to divide the circuit into distinct *clock domains*, where each clock domain is locally synchronous, but where no effort is made to ensure that the clock domains are synchronous with each other. Since the clock signals originate from the same clock, the periods and frequencies are shared, but they thus have a (constant) phase difference; such circuits are termed *mesochronous*. However, in many practical situations, the wire propagation delay depends on a number of factors, significant among these temperature, so when the temperature changes unevenly across a mesochronous circuit (because of an uneven workload), the phase differences slowly drift. A system exhibiting this behaviour, with a slowly changing clock phase difference between its clock domains, is called *plesiochronous*. In the extreme end of the spectrum, the clock signal is completely removed, and circuit elements synchronise by other means, e.g. handshaking; such circuits are asynchronous [DP98, Chap. 10].

An important issue faced when working with non-synchronous circuits is how to *synchronise* between clock domains without incurring *metastability* [Gin11]. Metastability occurs when the input to a flip-flop changes *after* the setup time, which is to say when the input changes just before the clock ticks; when this happens, the flip-flop enters an indeterminate state and may eventually attain either the old or the new value, but after an arbitrarily long time, during which it is unusable. This is avoided in synchronous circuits,

because the clock period is determined with this in mind; but in non-synchronous systems, it is very important to synchronise signals traversing clock domains. A common way to do this is to use a bi-synchronous FIFO (First In, First Out) buffer, which is a memory element interfaced by two different clocks. Data is written to the FIFO synchronously to the write clock, and read from the FIFO synchronously to the read clock. A FIFO typically works by maintaining a data buffer that is synchronous to the write clock, and a write and read pointer synchronous to their respective clocks. The write pointer points to the element after the one just written, and the read pointer to the next one to be read; these pointers are incremented whenever data is written or read. In addition, the FIFO provides output signals to indicate whether the FIFO is full or empty, in which case data cannot be written or read, respectively. Figures characterising a FIFO are its width — the size of a data word — and its depth, which is number of words it can contain.

## 2.2 Clock-gating methodology

When considering the power consumption of an electrical circuit, a significant amount of this is caused by switching activity; when a signal goes from low to high, energy is required to charge the capacitive load of that signal. Thus, power consumption can be reduced by limiting unnecessary switching, but in clocked circuits, the regular activity of the clock causes energy to be dissipated in the clock inputs of registers (flip-flops), even when the actual contents of those do not change. A way to avoid this is to gate the clocks, that is, to disable clock signals for parts of the system when those parts are not in use — effectively turning those parts off. [Aro12, Section 2.5] describes different ways to do this, and in particular introduces the standard clock-gating cell of Figure 2.1. When the enable input is high, the clock signal (clk) is propagated to the gated clock output (gatedClk); but when enable is low, gatedClk remains low, no matter the value of clk. Since it is important to maintain a stable clock frequency, care has to be taken not to cut off the clock signal prematurely, which is the purpose of the latch; this makes it possible to change enable at any time while guaranteeing that gatedClk will always be high for precisely one half clock period at a time. Thus, if enable is disabled while clk is high, gatedClk remains high until clk goes low.



Figure 2.1: Standard clock-gating cell without test signal [Aro12, Fig. 2.26]

### 2.3 On-chip interconnect

Since this thesis deals only with the design of a mesochronous NoC router based on the asynchronous router presented in [SS11], it does not consider issues which lie beyond the router hardware, such as network adaptors, scheduling, configuration and so forth. Thus, only concepts pertinent to the immediate router design will be covered here.

Data arrives at a router in *packages*, where a package consists of a number of *flits* (flow-exchange digits). Each flit is a 35-bit word according to Table 2.1, consisting of 32 bits of data followed by bits signalling end of package (EOP), start of package (SOP) and valid data. The first flit in each package is a header flit, with a high SOP bit, where the data field contains routing information describing how this package is to be routed

to its destination. Subsequent flits in the package contain 32 bits of actual data, and the package is terminated by a flit whose EOP bit is high. Flits which are part of a package have a high valid bit; this is to easily distinguish them from signals between packages.

Table	2.1:	$\operatorname{Flit}$	format
-------	------	-----------------------	--------

Bit	34	33	32		1	0
Description	valid	SOP	EOP	data	data	data

Packages are routed according to the address information of the header flit. A router decides which output port to route a package to based on the first two bits of the header flit, according to Table 2.2 (see Figure 3.1 for the physical layout of the router). Before the header flit is sent to the output port, its address field is shifted two bits right so that the new leading bits contain routing information for the next hop in the route. If the package is destined for the local IP core, the address bits are those of the port from which the package originates (thus, a package arriving from the North port, whose first two address bits are 00, are routed to the local port, and *not* back to the North port). A package in the router of [SS11] consists of three flits, which is adopted in the router presented here. However, during many of the simulations, when testing the functionality, only two flits will be routed per package in order to keep the wave window uncluttered.

 Table 2.2:
 Address format

North	00
East	01
South	10
West	11

Chapter 3

## The Synchronous Network

This chapter describes a reference implementation of a simple network-on-chip router. It is intended to be a synchronous version of the asynchronous router described in [SS11], which is based on the Aetherial network [GH10]. Thus, the design in this chapter will serve to gain a useful, initial understanding of the concept, and it will provide data which can be used as a reference when compared to the more advanced solutions presented later.

First, a simple implementation of the router will be described and analysed, and afterwards this router will be clock gated to minimise its power consumption when it is not in use.

### 3.1 Simple router

As described in the previous chapter, the basic building block of the network is the *router*. This section describes the design of such a router and its subcomponents; then the router is synthesised and simulated to verify its functionality, and its power consumption is analysed.

The network is conceptually organised in a two-dimensional grid, so that each router has four neighbours. Furthermore, each router is connected to a local IP core, which contributes to a fifth port. In this design, these ports are referenced as shown in Table 3.1; please also refer to Figure 3.1.

0	South
1	West
2	North
3	East
4	Local

### 3.1.1 Router

The conceptual design of a router is shown in Figure 3.2.<sup>1</sup> The router consists of five input and five output lines which are connected with a crossbar. A header parsing unit (HPU) parses the information in each line and generates control signals for the crossbar that

 $<sup>^{1}</sup>$ Please refer to the file router.vhd in Appendix A.1 for the VHDL implementation of the router.



Figure 3.1: Convention for physical port numbers

ensure that each flit is delivered to the correct output line. To increase throughput, it is pipelined in two stages as shown in the figure. This pipeline depth was chosen because the synchronisers, which will be added in Chapter 5, have a latency of one clock cycle; thus, it is effectively a three-stage pipeline, which corresponds well with the chosen package size of three flits (and conversely, [SS11] uses three-flit packages because a pipeline depth of three is appropriate).



Figure 3.2: Generic block diagram of the synchronous router

#### 3.1.2 Crossbar

As in [SS11], the crossbar is controlled with a one-hot encoded signal as depicted in Table  $3.2.^2$  For example, to route the signal on input port 4 to output port 1, the MSB should be set. The crossbar is designed to route the incoming signal to the output port as determined by the select signal, and to output logical 0's on any port not connected to an input port.

The one-hot encoding makes it possible to demultiplex input signals using simple and gates. The output ports are then multiplexed using or gates, which ensures that the entire crossbar consists of only two layers of gates (see Figure 3.3). This is very simple to design and should ensure a reasonably low propagation delay. It also means that, since the control signal is ordered by the source port, the full control signal can be generated

 $<sup>^{2}</sup>$ Please refer to the file xbar.vhd in Appendix A.1 for the VHDL implementation of the crossbar.

simply by concatenating the contributions of each HPU. Note that the output is undefined if two input signals are routed simultaneously to the same output port.

Table 3.2: The 20-bit one-hot control signal for the crossbar

Source port Destination port	4 1032	$\frac{3}{1042}$	$\frac{2}{1034}$	$\frac{1}{4032}$	$\begin{array}{c} 0\\ 1432 \end{array}$
	MSB				LSB



Figure 3.3: Diagram of the crossbar

#### 3.1.3 Header parsing unit

The header parsing unit is depicted in Figure 3.4.<sup>3</sup> Its purpose is to decode the address information of the first flit in each package and generate an according control signal to the crossbar, so that all three flits of the package are routed to the correct destination; this is done using a simple binary decoder. Thus, the two-bit address field is decoded into a four-bit one-hot signal as shown in Table 3.2. Also, as described in Section 2.3, the address information in the first flit is shifted two bits. When SOP is high, the decoded crossbar select signal is saved in the register, and it remains there until EOP is high, at which point the register is reset with 0's.

#### 3.1.4 Synthesis

Synthesising this router for a Xilinx Spartan3E FPGA reveals that it requires a total of 390 flip-flop bits; please see Table  $3.3.^4$  Furthermore, the synthesis report shows that the router requires 414 slices (4%) and 761 four-input LUTs (4%).

It is a bit unexpected that the router requires significantly more LUTs than flip-flops, so to investigate this further, the HPU and crossbar are synthesised separately.<sup>5</sup> Each of the five HPUs requires 48 LUTs and four flip-flops, while the crossbar alone requires 525 LUTs. This adds up to 765 LUTs, which is actually four more than the router as a whole. The router itself contains no real logic, and it is feasible that the synthesiser has been able to optimise a bit when connecting the components together. The conclusion seems to be that the main consumer of LUTs is the crossbar, which is completely combinational.

<sup>&</sup>lt;sup>3</sup>Please refer to the file hpu.vhd in Appendix A.1 for the VHDL implementation of the HPU.

 $<sup>^{4}</sup>$ Please refer to the file router.syr in Appendix B.1 for the Xilinx XST synthesis report.

 $<sup>^5</sup>$ Please refer to the files HPU.syr and Xbar.syr in Appendix B.1 for the synthesis reports.



Figure 3.4: Diagram of the header parsing unit

Table 3.3: Register count for the synchronous router

Description	Count	Bits
35-bit pipeline register (data)	10	350
20-bit pipeline register (select signal)	1	20
4-bit address register (HPU)	5	20
	16	390

The timing report (which is only an estimate, since the design was not placed and routed) shows that the critical path is through the crossbar, with a minimum period of 3.9 ns corresponding to a maximum frequency of 257 MHz. That the critical path lies here confirms the value of using a simple crossbar without too much complexity; and this is indeed a reasonable speed. It could probably be only marginally increased by introducing a pipeline register through the middle of the crossbar between the layers of *and* and *or* gates.

#### 3.1.5 Simulation

A test environment is generated by supplying each router input port with a new flit according to a predefined test vector stipulating which packages are to be sent at which state in the test.<sup>6</sup> A 'package' consists of a header flit containing the destination address, and a stop flit containing a sequence number. The test vector is defined so that all output ports are tested, and the test is run so that the same test vector package is sent through all the input ports in turn.

Similarly, in another process, the output of the router is read, and the data is compared to the test vector. A warning is generated if an unexpected flit arrives, if no flit arrives when one is expected, or if the sequence number doesn't match.

In the simulation in Figure 3.5, a package (consisting of a header flit and a data/stop flit) is sent to port 0 (bottom of the picture) from all input ports (middle of the picture). As can be seen, all the packages arrive at output port 0, except for the one sent from input port 0, which arrives at the local output port (4), as expected. Also, there is a latency of two clock periods, due to the router's pipeline depth of two. Note that the address information of the first flit of each package is removed; actually, the entire address field is right-shifted by two bits in accordance with the design of the HPU (see Figure 3.4). Also note that the sequence numbers of the received data flits match those of the submitted flits.

 $<sup>^6\</sup>mathrm{Please}$  refer to the file <code>testRouter.vhd</code> in Appendix A.1 for the VHDL implementation of the test bench.



Figure 3.5: Simulation of the synchronous router

#### 3.1.6 Power consumption

Measuring power consumption for the router presented above is not trivial. For one thing, it depends significantly on the usage scenario; and for another, it requires advanced simulation tools and techniques. [AJI07] describes a way to measure power consumption for systems on an FPGA, but even though the target platform in this thesis is indeed an FPGA, the system is intended to run on an ASIC, so this is not really interesting. To estimate power usage for an ASIC, a tool such as Synopsis would have to be used, which is unfortunately outside the scope of this bachelor thesis.

Nonetheless, a very rough estimate is still useful in order to compare the different router designs presented in this thesis. As such, it is the relative power consumption of the different designs that is of interest. Thus, focus will rest on the switching power that is consumed when driving the signals from low to high. ModelSim can record a toggle count, which is a representation of switching power, for most signals; however, ModelSim does not record toggles of the clock signals that drive the flip-flops, even when the flip-flop contents do not change. Unfortunately, it also turned out that ModelSim only records whether or not a given signal has toggled, and not how many times this has happened, making this number useless as an estimate of switching power.

Since later parts of this thesis focus on minimising the power consumption of inactive flip-flops, the main measurement of interest is the power reduction due to this adjustment, and an estimate of this can be obtained by manually counting the number of active flipflops. Since this is only a rough estimate, no further analysis of the different capacitive loads or the fan-outs will be taken into account, and this figure will simply be interpreted as a relative benchmark of the total power consumption. As the main goal of this benchmark is to compare different designs, its accurateness is of minor importance as long as the same procedure is used to generate it for each design and it does not significantly bias one of the designs.

At the same time, this analysis needs to be carried out on a realistic and typical usage scenario. This is close to impossible without knowing more of the exact application of the network-on-chip, so it is chosen somewhat arbitrarily to presume that a given router will be in use about 20% of the time. The package size will be three flits to correspond with [SS11]. Table 3.4 shows a usage scenario in which three packages (totalling nine flits) are routed through the router during ten time slots. This consumes nine routes out of a total of 50, so this router can be said to be in use 18% of the time, which corresponds well enough with the 20% mentioned above. Notice that some of the time, the router is only used to process a single flit; and during some time slots, it is not used at all. Thus, this usage scenario favours a router that is able to reduce its power consumption when it is almost inactive, and when it is completely inactive; this seems realistic enough. It should be mentioned that the pipeline depth of the router means that it takes more than one time slot for a package to finish processing; Table 3.4 refers to the input ports of the router<sup>7</sup>

Referring to Table 3.3, the router consists of 390 flip-flops whose clock signals toggle from low to high once for each time slot (clock cycle), so its power consumption totals

 $<sup>^7\</sup>mathrm{Please}$  refer to the file <code>testPower.vhd</code> in Appendix A.1 for the VHDL implementation of the power consumption test bench.

Time slot	1	2	3	4	5	6	7	8	9	10
1st padrage	0–3	0-3	0-3							
Ist package	(start)	(data)	(end)							
2nd package		1-4	1-4	1-4						
2110 package		(start)	(data)	(end)						
and package	1-0	1-0	1-0							
SIU package	(start)	(data)	(end)							
Flip-flops	390	390	390	390	390	390	390	390	390	390

 Table 3.4:
 Power estimation of the simple router

3900 clock toggles as shown in Table 3.4.

### 3.2 Clock-gated router

Because of the pipeline registers, the router presented above uses power even when it is not in use. Switching power loss occurs whenever a signal is driven high, so by forcing the signals to be constantly zero when not used, some of this is avoided (another strategy could be to let them keep their last value). However, the clock signals drive the capacitive load of the pipeline register flip-flops even when they contain no useful data. A way to mitigate this is to turn off the clock signal when nothing is routed; a system using this approach will be presented in the following section.

Clock gating is a technique used on ASICs to minimise power consumption, but since FPGAs use special-purpose wiring for the clock signals to minimise skew, it is not recommended to use standard clock-gating approaches on FPGAs. Instead, one may use special vendor primitives, such as the Xilinx Digital Clock Managers or the like, which are technology dependent. Even though the Spartan3E FPGA is used as the target platform in this thesis, clock gating will be investigated in order to analyse the hardware from a more generic perspective, and synthesis results (mainly LUT count) will be presented as an estimate of area utilisation. The clock-gated circuits should not, however, be implemented on FPGAs.

#### 3.2.1 Clock-gating strategy

While the NoC router presented in the previous section does not make any presumptions as to the nature of the data that is routed, and the way this happens, a typical usage scenario will probably dictate that a particular link is only used about 20% of the time. It is therefore highly desirable to design the system in such a way that it limits the amount of power consumed when it is not used.

With this in mind, the simplest approach is to monitor all the signals at the input ports of a given router and turn off its clock signal if none of them is valid. In order to determine whether the input signal at a given port is valid, a 35th bit is introduced in the flit format; this bit is high whenever the flit contains a valid data signal (see Table 2.1). A similar flag could be generated using a simple state machine by exploiting the start of package and end of package bits.

Figure 3.6 depicts a clock-gated synchronous router. On the basis of the incoming data signal, a clock-gating circuit determines whether or not the clock should be kept on. The clock signal generated by this circuit is distributed to the components of the router.

In the above approach, it can be determined when the data produced at the input ports is no longer valid; but this does not indicate whether the consumer has read all the data. Since the latency through the router is two clock periods, the clock-gating circuit can simply wait two clock cycles after detecting an invalid input signal before gating the clock. Using the standard clock-gating cell in Figure 2.1 ensures that the clock is not turned off prematurely, guaranteeing that a full clock signal is generated. Figure 3.7



Figure 3.6: Clock distribution for the clock-gated router



Figure 3.7: Clock-gating logic, two-period latency

illustrates the circuit used to gate the clock (this may fail if only a single valid data flit arrives; however, we presume that they arrive in packages of three).

While it may be tempting to further fine-tune the clock gating by turning off individual lines in the router when these are not used, this is not as easy. For one thing, it would interfere with the pipeline, and care would have to be taken to ensure consistency of the data; and for another, the data is interwoven after the crossbar, so the enable signal would have to depend on the crossbar select signal generated by the HPUs. When considering that the clock-gating logic, while cheap, is not completely free, and that the flip-flops used here consume power all the time, it is deemed that a more fine-tuned approach is probably not worth the effort; but of course, this depends the exact use scenario of the router. Also, it should be noted that the logic used to generate the clock won't be turned on in time [Aro12, p. 31]; this puts an additional contraint on how complicated it can be.<sup>8</sup>

#### 3.2.2 Synthesis

The synthesiser reports that the clock-gated router uses 416 slices (4%) and 764 four-input LUTs (4%), which is only slightly more than the simple router (414 slices and 764 LUTs).<sup>9</sup> In addition to the registers used by the router itself, the clock-gating logic needs two flip-flops for implementing the delay as depicted in Figure 3.7 and one latch as per Figure 2.1, for a total of 392 flip-flops and 1 latch (see Table 3.5. The maximum frequency is 256 MHz (3.9 ns), which is virtually the same as before; the critical path is still through the crossbar. Furthermore, it is reported that the clock-gating circuit itself has a minimum period of 2.1 ns corresponding to a maximum frequency of 476 MHz. This means that the actual maximum frequency at which this circuit should be clocked is 238 MHz.

 $<sup>^{8} \</sup>mbox{Please refer to the file gatedRouter.vhd}$  in Appendix A.1 for the VHDL implementation of the clock-gated router.

<sup>&</sup>lt;sup>9</sup>Please refer to the file gatedRouter.syr in Appendix B.1 for the Xilinx XST synthesis report.

Description	Count	Bits
35-bit pipeline register (data)	10	350
20-bit pipeline register (select signal)	1	20
4-bit address register (HPU)	5	20
Clock-gating register (2-period delay)	1	2
Latch (clock-gating cell)	1	1
	18	393

Table 3.5: Register count for the clock-gated synchronous router

#### 3.2.3 Simulation

The clock-gated router is tested using the same test bench in Section 3.1.5; the test vector is simply changed to provide an inactive period in the middle of the test where no data is routed. Figure 3.8 shows the router inputs and outputs, as well as the gated clock signal, when the input signal becomes invalid (that is, no package data is supplied). As can be seen, the clock-gating circuit allows enough time for the last flit to be processed through the pipeline from input port 4 to output port 1 before turning off the clock; the clock-gating logic of Figure 3.7 disables the gateEnable signal after two clock periods, and the standard clock-gating cell (Figure 2.1) turns off the clkEn latch on the falling clock flank, ensuring that the clock signal is not cut off.

Figure 3.8 also shows that the latency of two clock cycles in the clock-gating circuit means that the clock remains active for one period after the last valid signal has been processed, which effectively makes sure that the inactive signal is routed through to the output of the router. A more aggressive strategy would be to not allow this signal through, which would make it possible to turn the clock off one cycle earlier; but in this case, the latest valid signal would be kept at the output of the router, so the consumer would need to be able to detect that.



Figure 3.8: Simulation of clock-gated router when clock is turned off

Similarly, Figure 3.9 shows how the clock-gating circuit detects a new incoming signal and turns on the clock again. This happens in time for the router to process the first signal; as shown, the first flit is routed successfully from input port 0 to output port 2.

#### 3.2.4 Power consumption

When analysing power consumption, the clock-gated router uses roughly the same amount of power as the simple router, except when it is completely inactive. It has a total of 393 flip-flops (and latches), of which 390 are clock gated. Figure 3.10 shows a simulation of the router when subjected to the usage scenario of Table 3.4, and in particular the gated clock signal (top of the figure). Referring to Figure 3.2, it can be seen that the first (HPU) pipeline register is not turned on until the end of the first pipeline stage, at which point the output of the HPU stage is clocked into this register. The router then remains active

Time slot	1	2	3	4	5	6	7	8	9	10
1 at ma almost	0–3	0–3	0–3							
ist package	(start)	(data)	(end)							
and needeoro		1-4	1 - 4	1 - 4						
2nd package		(start)	(data)	(end)						
2nd package	1 - 0	1 - 0	1 - 0							
ord package	(start)	(data)	(end)							
Flip-flops	3	393	393	393	393	393	393	3	3	3

Table 3.6: Power estimation of the clock-gated synchronous router

until the eighth time slot. As shown in Table 3.6, it can be seen that the synchronous router thus has a total of 2370 flip-flop toggles.

## 3.3 Results

In this chapter, a simple synchronous router consisting of five header parsing units connected to a crossbar was designed and implemented. It was synthesised to estimate its area cost and timing parameters, and it was simulated in ModelSim to verify its functionality. Furthermore, a strategy was proposed to clock gate this router, and this was carried out and simulated as well. Power consumption was estimated for both designs on the basis of a usage scenario where the router is used 18% of the time and is measured by the amount of low-to-high clock ticks that drive flip-flops during a standard time interval of 10 time slots (clock cycles). Table 3.7 shows the results obtained in this chapter.



Figure 3.9: Simulation of clock-gated router when clock is turned on

🔶 /testpower/clkW																			
/testpower/router/gatedClk																			
🔶 /testpower/routerIn	{000000000	} {}{O	000000.		000	(0000	000	(0000	000	(0000	00000}	{0000	00000	{000	000000} {00	000000} {0	0000000}		
🛓-🔶 (4)	000000000																		
🛓-🔷 (3)	000000000																		
🚊-🔷 (2)	000000000	60	0000002	4CF4/	1B0E	5024C	D78A	00000	0000										
<b>≒</b> -� (1)	000000000			60000	0003	4E08B	8661	59C44	7967	00000	0000								
<b>±</b> -� (0)	000000000	60	0000001	(4CDA	6FCD7	57D16	E444	00000	0000										
/testpower/routerOut	{000000000	} {00000	00000} {(	0000000	ф0}	{0000	000	<b>{6000</b>	000	{4E08	BB6	{59C4	479)	{0000	0000} {0000	000000} {00	0000000} {00	000000	0}.
🛓	000000000							60000	0000	4E08B	8661	59C44	7967	00000	0000				
🚊 - 🔷 (3)	000000000					60000	0000	4CDA6	FCD7	57D16	E444	00000	0000						
<b>⊕</b> -� (2)	000000000																		
<b>=</b> -◆ (1)	000000000																		
主	000000000					60000	0000	<u>(4CF4A</u>	1B0E	<u>)5024C</u>	D78A	00000	0000						

Figure 3.10: Analysis of power consumption for the synchronous router

Table 3.7:	The results	obtained	for the	he syı	nchronous	$\operatorname{router}$
------------	-------------	----------	---------	--------	-----------	-------------------------

	Free 1	running		Clock gated						
LUTs	Flip-flops	Power	Frequency	LUTs	Flip-flops	Power	Frequency			
761	390	3900	$257 \mathrm{~MHz}$	764	392	2370	$238 \mathrm{~MHz}$			

CHAPTER 4

# A FIFO Synchroniser for Mesochronous Networks

In this chapter, a FIFO buffer is introduced in order to facilitate synchronisation between neighbouring nodes in a large mesochronous network. Originally, it was intended to use an 'off-the-shelf' solution and incorporate it into the proposed network without spending a great deal of effort trying to understand the intricate inner workings of the FIFO; but while working with this component, it turned out that using it is not as trivial as it first seemed, and its behaviour warranted a more thorough investigation. This chapter is dedicated to understanding the FIFO and the problems incurred in using it in a mesochronous system.

First, a third-party FIFO buffer design is described and analysed; then, an improvement to the full detector of this FIFO is proposed and implemented, and its results verified; and finally, the FIFO buffer is clock gated in order to minimise the power it consumes when it is inactive.

### 4.1 Bi-synchronous FIFO synchroniser

To synchronise between neighbouring routers, the bi-synchronous FIFO design described in [MPG07] will be used. This offers the benefits of having been already tested and incorporated in the DSPIN network-on-chip [MPGS06, MPCVG08], which means that it

- is designed to be interfaced by two synchronous systems with independent clock frequencies and phases;
- promises to be relatively inexpensive in terms of area; and
- is technology independent, so that it can be used on different FPGA architectures as well as on ASICs using standard cells.

Thus, it seems a reasonable choice for a synchroniser for the network presented in this thesis. The reason for using a FIFO as a synchroniser, and not just a couple of normal registers as described in [Gin11] is that the FIFO offers a better tolerance for clock skew; this will be investigated in Section 5.2.

#### 4.1.1 Design

The main contribution of [MPG07] is to propose using a *token ring* to 'bubble-encode' the read and write pointers of the FIFO. This is done in order to ensure usability if metastability occurs when synchronising the token ring to another clock domain, as depicted in

Figure 4.1 (this figure is copied from [MPG07]). Thus, for a FIFO of depth N, the pointer is an N-bit word, and the position of the pointer is indicated by a two-bit token. For example, for N = 5, the token ring may be 00011. To increment this pointer, it is shifted (rotated) right by one position, so it becomes 10001; this ensures that one of the token bits remains constant during each operation, so it is guaranteed to be free of metastability when synchronised. Thus, the result of the synchronisation is never completely useless (if metastability were to occur, it could result in either 00001 or 10011, but never in 00000). By convention, the position of the write pointer is defined to be that of the second token bit, while the position of the read pointer is the one after the second token bit — see Table 4.1.<sup>1</sup>



Figure 4.1: Synchronisation of a token ring [MPG07, Fig. 2]

Table 4.1: FIFO status and read/write pointers

Write pointer	0001 <b>1</b>	<b>1</b> 0001	1 <b>1</b> 000	01100	001 <b>1</b> 0	00011
Read pointer	011 <b>0</b> 0					
Number of elements	Empty	N-4	N-3	N-2	N-1	N

As can be seen in Table 4.1, the write pointer is incremented by one by shifting it right one bit each time an element is written to the FIFO, and likewise for the read pointer when an element is read. The pointers are initialised to the left-most situation, which thus indicates an empty FIFO. However, this is indistinguishable from its containing Nelements as depicted in the right-most column. To solve this problem without having to maintain an extra status register — which adds complexity to the full and empty detectors — [MPG07] defines the FIFO to be full when it contains N-1 elements so that the N-element situation will never occur.

The empty detector in this FIFO is designed to raise a flag when the token rings are aligned as in the left-most column of Table 4.1. Since the empty detector resides in the domain of the read clock, it must synchronise the write pointer using a synchroniser as in Figure 4.1. It then operates by detecting a transition between a 0 and a 1 in the synchronised pointer (which is guaranteed to be present because of the bubble encoding), and asserts empty if this transition occurs in the position relative to the read pointer as shown in Table 4.1.

The full detector could work in a similar way, but in order to reduce area costs, [MPG07] proposes a simpler version. By and'ing the two pointers without synchronisation and collecting this in an or gate, it detects the N-3 and N-2 (defined as 'quasi-full') as well as the N-1 situations. This signal is then synchronised to the write pointer clock domain. Because of the synchronisation latency, this full detector needs to predict the full condition by also detecting the quasi-full situations. Since this sometimes prevents the FIFO from being completely filled, an improvement is proposed which allows writing to the FIFO for one extra cycle if the sender was not writing when the full signal was first asserted.

The FIFO is originally designed to interface two asynchronous clock domains, but [MPG07] proposes a mesochronous adaption, by which the FIFO is simplified by removing

<sup>&</sup>lt;sup>1</sup>Please refer to [MPG07] for elaboration.



Figure 4.2: Diagram of the FIFO [MPG07, Fig. 7]

one of the synchronisation register rows of Figure 4.1; this reduces the latency as well as the area costs. Since the rising edge of the read clock is predictable in a mesochronous system, the bottom row of registers in Figure 4.1 is not needed if the top row is clocked so that no metastability occurs when synchronising the data; this can be achieved either by using a delayed version of the read clock, or by making the phase difference between the read and write clocks between  $90^{\circ}$  and  $270^{\circ}$  degrees. In the DSPIN network, this is accomplished by clocking neighbouring nodes with a  $180^{\circ}$  phase difference.

[MPG07] notes that a non-optimal full detector does not penalise throughput as much as a non-optimal empty detector, which is why the above simplification is reasonable; but a consequence is that, for FIFOs with a depth of less than six in an asynchronous system and five in a mesochronous system, throughput is only 50%. This will be confirmed in the simulation.

Figure 4.2, which is borrowed from [MPG07], shows the layout of the FIFO. The top is the write pointer, which as shown is synchronous to the write clock domain, and the bottom is the read pointer, which is synchronous to the read clock domain. In the middle, the data buffer, synchronous to the write clock domain, is shown. Using *and* gates, the two pointers are converted to a one-hot encoded signal, which is used to enable the correct register for writing, and to select from amongst a set of tri-state buffers the right register output for reading. When the write enable signal is applied, data is written to the next data buffer register, and the writer pointer is rotated, as long as the full signal is not high; and likewise, the read pointer is only rotated if the empty signal is not high.

#### 4.1.2 Implementation

The FIFO was implemented in VHDL based on [MPG07].<sup>2</sup> Because it is intended to be part of a mesochronous, and not asynchronous, network, one of the synchronisation register rows in Figure 4.1 was removed as described in the article. The non-optimised full detector was improved with the adaption described above, so that the full detector delays raising its full flag for one clock cycle if the producer was not writing continuously at the time the full condition occurred.

<sup>&</sup>lt;sup>2</sup>Please refer to the files fifo.vhd, tokenring.vhd, fullDetector.vhd and emptyDetector.vhd in Appendix A.2.

The data buffer was inferred as normal registers (flip-flops), and a multiplexer was used to select the output signal from amongst the data buffer registers instead of the tristate buffers suggested in [MPG07], since the Spartan3E FPGA does not feature tri-state buffers.

To ensure 100% throughput, a FIFO depth of five was chosen, with a width of 35 bits to accomodate the flit size of the network.

#### 4.1.3 Synthesis

The Xilinx synthesiser reports that a single FIFO requires 193 flip-flop bits, as shown in Table 4.2.<sup>3</sup> It uses 167 slices (1%) and 213 four-input LUTs (1%). The synthesiser finds the critical path to be through the full detector and calculates the minimum clock period as 5.30 ns, corresponding to a frequency of 189 MHz.

Table 4.2: Register count for the bi-synchronous FIFO

Description	Count	Bits
5-bit register (token rings)	2	10
5-bit synchronisation register (empty detector)	1	5
1-bit synchronisation register (full detector)	3	3
35-bit data buffers (FIFO)	5	175
	11	193

Synthesising the components individually reveals that each token ring requires only one LUT; the full detector requires six LUTs; and the empty detector eight LUTs.<sup>4</sup> Thus, the vast majority of the LUTs are spent implementing the multiplexer which is used to select the output data signal.

#### 4.1.4 Simulation

To verify the functionality of the FIFO implementation, a test bench was created that would continuously write values to the FIFO and simultaneously read them again.<sup>5</sup> The read and write operations were simulated to originate from two different, phase-opposite clock domains.

Figure 4.3 shows the result of simulating a FIFO of depth four. Data is continuously written to the FIFO as long as it's not full, and continuously read as long as it's not empty. As can be seen, the correct data is retrieved in the correct order. However, it is immediately obvious that, as predicted, the throughput is only 50%. A closer look reveals that it is caused by the latency in the full detector: After the third element has been written, writing stops because the FIFO is reported as full. However, at this point, the first value has already been retrieved, and the second is on the way. All the same, the full detector asserts the full signal for three clock periods, at which point the FIFO has been completely emptied. Thus, the entire process is stalled. This happens repeatedly every three writes. It should be noted that the empty detector always gives the correct signal.

When simulating a FIFO of depth five, as shown in Figure 4.4, this does not occur. The extra element ensures that the full flag is not raised after the third write, as in Figure 4.3. But why not after the fourth? What happens 'behind the scenes' is that, in Figure 4.3, the FIFO is actually detected as full after the first write (when it contains N-3=1 element), but because the full detector has a latency of two clock periods, this is not asserted until after the third write. Similarly, in Figure 4.4, the FIFO is internally detected as full just after the second write (when it contains N-3=2 elements), but this only lasts for half a clock cycle; then the change in the read pointer is detected, and the full detector deasserts the internal full flag. In the first instance, there's simply not enough time for this change in the read pointer to be picked up.

<sup>&</sup>lt;sup>3</sup>Please refer to the file fifo.syr in Appendix B.2 for the Xilinx XST synthesis report.

<sup>&</sup>lt;sup>4</sup>Please refer to the files tokenring.syr, fullDetector.syr and emptyDetector.syr in Appendix B.2.

<sup>&</sup>lt;sup>5</sup>For the VHDL implementation of the test bench, see the file testFifo.vhd in Appendix A.2.

The simulation also illustrates that while writing happens synchronously on the rising clock edge, the read functionality is combinational and transparent; as soon as the read enable signal is asserted, the data appears on the output (after a propagation delay, of course). Only when the read enable signal is asserted on the rising clock edge of the read clock is the read pointer incremented, however.

These tests thus confirm that, due to the imperfect full detector, a FIFO depth of five is required in order to achieve 100% throughput. At the same time, the FIFO can be seen to be working as expected.

### 4.2 An improved full detector

All the same, it would be interesting to see how much more expensive a 'perfect' full detector would be compared to the one implemented above. The design of such is completely analogous to that of the perfect empty detector; referring to Table 4.1, it must detect the N-1 situation. To accomplish this, the read pointer is first synchronised into the write pointer clock domain, and the write pointer token ring is converted to a one-hot encoded signal. It can then be seen that the *i*'th position indicates a full situation if the *i*'th bit of the one-hot write pointer is set, and the synchronised read pointer has a transition from 1 to 0 there; see Figure 4.5.<sup>6</sup>

The result of using this full detector can be seen in Figure 4.6, which simulates a FIFO of depth four. Reading is deliberately delayed a few clock cycles to see if the full signal is asserted, which it is after the third write. However, as soon as reading begins, the full signal is deasserted (the read pointer needs to be synchronised, so there's a latency of one clock cycle; the same is true for the empty detector). After this, the throughput is 100%. Thus, the improved full detector offers a much better performance for shallow FIFOs.

Synthesising the FIFO with the improved full detector reveals that it requires 195 flip-flop bits, as seen in Table 4.3, which is actually only two more than with the simple full detector. It uses 175 slices (2%) and 220 four-input LUTs (1%), which is virtually the same as before. This is for a FIFO depth of five, so if the only reason for choosing five in the first place was to achieve 100% throughput, four may be chosen in this case, which would save 38 flip-flop bits and probably some LUTs as well.

The frequency constraint is, however, 164 MHz (6.09 ns), compared to 189 MHz, and the critical path is through the improved full detector. Thus, this FIFO must be clocked a bit slower. Still, when synthesising on a Spartan3E FPGA, the area savings promised by the imperfect full detector do not seem to offer a reasonable trade-off. It should be noted that this is when using the mesochronous adaption, where one of the synchronisation register rows has been removed; in the asynchronous case, this full detector would require an additional five-bit synchronisation register, and for deeper FIFOs, the improved full detector would be relatively more expensive.

<sup>6</sup>Please refer to the file fullDetectorImproved.vhd in Appendix A.2.



Figure 4.3: FIFO simulation, N = 4,50% throughput



**Figure 4.4:** FIFO simulation, N = 5, 100% throughput



Figure 4.5: Function of the improved full detector

### 4.3 Clock-gated FIFO synchroniser

Using similar considerations as in Section 3.2, it should be apparent that it would be worthwhile to clock gate the FIFO buffer presented in this chapter. The FIFO is designed so that data is not rotating through the data buffer — rather, the pointers are rotated — which minimises power usage. Still, though, the data registers consume power even when both the write and read enable flags are low.

To mitigate this, it is assumed that an external enable signal is present that indicates whether the FIFO should be active or not (for reasons that will be explained in Chapter 5, the read and write enable signals won't be used for this, and are hard-wired to always high). This signal is synchronous to the write clock domain, which is nice, since the FIFO data buffer also resides in this clock domain. Thus, if the write clock is gated as determined by this enable signal, the data registers, which are the main power drains, will be turned off when the FIFO is not in use. However, power loss will still occur due to the read pointer token ring and the read pointer synchronisation registers.<sup>7</sup>

#### 4.3.1 Synthesis

When synthesising the clock-gated FIFO to the Spartan3E FPGA, the synthesiser reports that it uses 115 slices and 148 four-input LUTs.<sup>8</sup> Since the clock-gated FIFO consists of a wrapper circuit around the non-clock-gated version, which used 213 LUTs, this result cannot be right. Taking into account that clock gating generally does not work directly on FPGAs, this may indicate that the implementation fails already at the synthesis level. To verify this, a post-translate simulation was carried out on the test bench presented in Section 4.3.2; and as expected, the simulation fails with a number of errors about unbound component instances, which indicates that the synthesiser has erroneously 'optimised' away a large part of the circuit. For this reason, the simulation in the following section will be carried out on the behavioural implementation.

The flip-flop utilisation was similar to the non-clock-gated FIFO (Tables 4.2 and 4.3) except that a latch is used in the standard clock-gating cell (Figure 2.1). The flip-flops

 $<sup>^7\</sup>mathrm{Please}$  refer to the file <code>gatedFifo.vhd</code> in Appendix A.2 for the VHDL implementation of the clock-gated FIFO.

<sup>&</sup>lt;sup>8</sup>Please refer to the file gatedFifo.syr in Appendix B.2 for the Xilinx XST synthesis report.

/testfifo/clkW /testfifo/full											
, /testfifo/writeEn											
/testfifo/dataW			2	(3)		(4)	(5)	6	(7)	8	9
/testfifo/clkR											
/testfifo/empty											
/testfifo/readEn						L				L	
/testfifo/dataR	0			)1	) <mark>2</mark>	<u>)</u> 3	()4	) <u>5</u>	) <u>6</u>	<u>]</u> 7	)8
/testfifo/fifo/dataBuf	{0} {0} {0}	{0}	)} ){{2} {	0} ){2} {	3} {0} {1}	<u>{2} {</u>	3} ){2} {	3} }{6} {	3} <u>{</u> 6} {	7} (6} {:	7} ){6}
🔷 (3)	0		2					6			
🔷 (2)	0			3					7		
🔷 (1)	0					4				8	
🔷 (0)	0	1					(5				)9

Figure 4.6: FIFO simulation, N = 4, 'perfect' full detector

Table 4.3: Register count for FIFO with improved full detector

Description	Count	Bits
5-bit register (token rings)	2	10
5-bit synchronisation register (empty detector)	1	5
5-bit synchronisation register (full detector)	1	5
35-bit data buffers (FIFO)	5	175
	9	195

of the write clock domain are clock gated; that is, the write pointer token ring (5 FFs), the full detector (3 FFs) and the data buffers (175 FFs), for a total of 183 clock-gated flip-flops.

### 4.3.2 Simulation

The test bench of Section 4.1.4 is modified so that it continuously applies signals to be written to the clock-gated FIFO.<sup>9</sup> These signals consist of sequences of numbers (to account for data), interspersed with zeros (to imitate inactivity); e.g. 0-0-0-1-2-3-0-0-0-4-5-6-0-0.... The enable signal is set to low whenever the input is 0, and high otherwise.

One caveat of only gating the write clock is that, since the write pointer is only rotated when actual data is written (due to the clock gating), while the read pointer is rotated continuously, they may initially become unaligned. Notice the write and read pointers in the bottom of Figure 4.7 during the beginning of the simulation: The write pointer remains constant in its initial position, while the read pointer is rotated five times until it is back at its original position. Put another way, the read pointer does not point to the same address as the write pointer until after four clock periods (counting from when the reset signal is no longer applied), after which the empty signal goes high, which internally prevents further reading. The yellow cursor in Figure 4.7 marks this position. So a correct result cannot be read before this time.



Figure 4.7: Clock-gated FIFO, initial write delay of five clock cycles

Figure 4.8 illustrates this point by commencing writing before the read pointer has

<sup>&</sup>lt;sup>9</sup>Please refer to the file testFifo\_gating.vhd in Appendix A.2.

been fully rotated. Since the read pointer does not reach the position written until after four clock cycles, reading cannot start until then. The yellow cursor marks the same position as in Figure 4.7. Also, because the non-optimal full detector detects the 'quasifull' condition, writing is stalled after two elements have been written, which in turn causes the read sequence to be interrupted after the second element. However, after this initial confusion, which can be prevented by waiting at least four cycles before starting to write data to the FIFO, the clock-gated FIFO behaves as the simple one. Figure 4.9 shows a simulation similar as in Figure 4.8, but using the improved full detector of Section 4.2; this allows all three initial elements to be written without an interruption. This figure also shows the behaviour once the FIFO is operating steadily, where the latency is one period plus the clock phase difference as in the non-clock-gated FIFO buffer.

For the above reasons, to give the read pointer time to attain the correct position, it is recommended to wait at least four clock cycles after initialisation before starting to produce data.

/testfifogating/clkW											
/testfifogating/clkR											
/testfifogating/reset											
/testfifogating/full											
/testfifogating/empty											
/testfifogating/dataW	0		(1	2				)3	) <mark>0</mark>		
/testfifogating/dataR	0					1	2	0		3	0
/testfifogating/valid											
/testfifogating/fifo/dkWEn											
/testfifogating/fifo/gatedClkW											
/testfifogating/fifo/fifo/pointerW	00011			(1000	<u>1 (1100</u>				0110	)	
/testfifeeating/fife/fife/pointerP	and the second s	00440	00044	10001	44000	24400	00440	00044			10004

Figure 4.8: Clock-gated FIFO, write delay of two clock cycles, non-optimal full detector

/testfifogating/clkW														
/testfifogating/clkR														
/testfifogating/reset														
/testfifogating/full														
/testfifogating/empty														
/testfifogating/dataW	0		(1	2	)3	)0				)4	)5	)6	)(O	
/testfifogating/dataR	0					1	2	3	0			4	5	6
/testfifogating/valid														
/testfifogating/fifo/dkWEn														1
/testfifogating/fifo/gatedClkW							ļ							1
/testfifogating/fifo/fifo/pointerW	00011			(1000	1 <u>(1100</u>	0110	0				0011	0 0001	1 (1000	11
/testfifogating/fifo/fifo/pointerR	01100	00110	00011	10001	11000	01100	00110	00011	10001				11000	01100

Figure 4.9: Clock-gated FIFO, write delay of two clock cycles, optimal full detector

### 4.4 Results

In this chapter, a FIFO buffer was implemented on the basis of [MPG07] that can be used for synchronisation between two mesochronous clock domains. Furthermore, an improved was full detector proposed in order to improve throughput, making a 100% throughput possible for FIFOs of depth four instead of five, which was originally required.

This FIFO was clock gated, and the effect of this was tested by simulation. It should be noted that the clock-gated FIFO requires a global initialisation of four clock cycles before it can process data. The results obtained in this chapter are summarised in Table 4.4.

Table 4.4: The results obtained for the FIFO buffer

	Free runn	ing	Clock gated						
LUTs	Flip-flops	Frequency	LUTs	Flip-flops	Frequency				
213	193	189 MHz	n/a	193	n/a				

Chapter 5

## The Mesochronous Network

This chapter details the analysis and design of a mesochronous network-on-chip router based on the components designed in the previous chapters. First, FIFO buffers will be connected to the inputs of a synchronous router, resulting in a mesochronous router that allows a constant phase difference between the read and write clocks; then, it will be analysed how this approach can be modified to allow the phase difference to slowly drift in a so-called plesiochronous system; and finally, the mesochronous router will be clock gated in order to minimise power consumption when it is not in use.

## 5.1 Mesochronous router

Using the building blocks introduced in the previous chapters, a mesochronous router can be designed by connecting FIFO buffers to the inputs of the synchronous router, as depicted in Figure 5.1.<sup>1</sup> This ensures the presence of a FIFO between all the router links, enabling synchronisation of data despite a constant clock phase difference between neighbouring routers having the same clock frequency — that is, a mesochronous network. If the FIFO depth is chosen accordingly, the phase difference may even be allowed to slowly drift.

In Figure 5.1, a FIFO buffer is also placed between the router and the local IP core. For simplicity, it is assumed that this is similar to the four other FIFOs; but as mentioned in Chapter 4, the FIFOs used have been simplified to synchronise only in the mesochronous case. Generally, it would probably be desired to clock the IP core independently of the NoC, in which case an asynchronous FIFO should be used. This would require an extra row of synchronisation registers, as in Figure 4.1; otherwise, this FIFO would be similar to the others.

The FIFOs, when connected to the router inputs, are intended to facilitate a continuous flow of data; and when no flit is actually being routed, the crossbar select signal generated by the HPU will ensure that the crossbar simply outputs a flit consisting of logical 0's. For this reason, the read and write enable signals of the FIFO should be constantly high, making the FIFO behave somewhat like a pipeline register. Hence, the full and empty signals are of minor importance and should, during normal operation, never go high; if one of them does go high, this would indicate an abnormal error condition (in a plesiochronous system, this could happen if clock skew caused data to be produced gradually faster, and consumed gradually slower, filling the FIFO up; or vice versa).

 $<sup>^1\</sup>mathrm{Please}$  refer to the file <code>routerFifo.vhd</code> in Appendix A.3 for the VHDL implementation of the mesochronous router.



Figure 5.1: A router with its FIFO synchronisers

[MPG07] mentions that, to avoid metastability in the synchronisers of Figure 4.1 when using the FIFO buffer in a mesochronous configuration, the phase difference between the clock signals should be between 90° and 270°. Since we do not expect the empty and full signals to change (as discussed above, they are expected to always be negative), this constraint does not need to be rigorously enforced. All the same, it provides a useful guideline, and we shall in the following assume that neighbouring routers have a clock phase difference of 180°. This would mean that the network is clocked in a check-like pattern. For this reason, and for simplicity, the test bench implicitly assumes that all neighbouring nodes have the same phase difference, so they are represented by the same clock signal. In a real implementation, they could be a few degrees out of phase, and each FIFO buffer would need to use a separate write clock. This would clutter the VHDL code and simulation results somewhat, but would not be a major design change.

Except for the FIFOs connected to the input ports, the router presented in this section is similar to that of Chapter 3.

#### 5.1.1 Synthesis

Because of the large FIFO buffers, the area requirements of the mesochronous router are expected to be considerable. Indeed, the synthesis report shows that, apart from using 1355 flip-flop bits as shown in Table 5.1, it uses 1994 four-input LUTs (11%) and 1450 slices, which is 16% of the total available and four times as many as the synchronous router.<sup>2</sup>

The maximum frequency is 132 MHz with the critical path running from the FIFO buffer to the HPU, where the select signal for the crossbar is generated. This indicates it would probably be worthwhile to put a pipeline register between the FIFO and the HPU, if one could spare an additional 175 flip-flops. It should be noted that this pipeline stage is needed not because of the data, which is effectively pipelined in the FIFO's data buffer, but because of the empty signal, which is needed to determine whether the read pointer can be incremented.

#### 5.1.2 Simulation

The router is tested using an approach similar to that of the synchronous test bench in Section 3.1.5. As with the FIFO buffers in Section 4.1.4, two clock signals are generated with a  $180^{\circ}$  phase difference, corresponding to the local and neighbouring clocks.<sup>3</sup>

<sup>&</sup>lt;sup>2</sup>Please refer to the file routerFifo.syr in Appendix B.3 for the Xilinx XST synthesis report.

 $<sup>^{3}\</sup>mbox{The VHDL}$  implementation of this test bench is available in the file <code>testRouter\_fifo.vhd</code> in Appendix A.3.
Description	Count	Bits
35-bit pipeline register (data)	10	350
20-bit pipeline register (select signal)	1	20
4-bit address register (HPU)	5	20
$5\times35$ bi-synchronous FIFO buffer (193 bits)	5	965
	21	1355

 Table 5.1: Register count for the mesochronous router

In a process triggered on each rising flank of the write clock (simulating a neighbouring router), each FIFO input port is in turn supplied with a new flit according to a predefined test vector stipulating which packages to be sent at which state in the test. Similarly, in a process triggered on the rising flank of the read clock (simulating the local router), the output of the router is read, and the data is compared to the test vector. A warning is generated if an unexpected flit arrives, if no flit arrives when one is expected, or if the sequence number doesn't match.



Figure 5.2: Simulation of the mesochronous router

The situation of Figure 5.2 is similar to the synchronous situation of Figure 3.5, where a package is sent to port 0 (bottom of the picture) from all input ports (middle of the picture). The latency can be seen to be three and a half clock periods; two from the router, and one and a half (actually, one plus the phase difference) from the FIFO buffers.

#### 5.1.3 Power consumption

The mesochronous router consists of 1355 flip-flops. Thus, when subjecting it to the same usage scenario as the synchronous router, the flip-flops account for a toggle count of 13550 (see Table 5.2).

Time slot	1	2	3	4	5	6	7	8	9	10
1 st plrs	0-3	0–3	0–3							
ist pkg	(start)	(data)	(end)							
2nd plu		1-4	1-4	1-4						
2nd pkg		(start)	(data)	(end)						
2nd plea	1-0	1-0	1-0							
эга ркд	(start)	(data)	(end)							
Flip-flops	1355	1355	1355	1355	1355	1355	1355	1355	1355	1355

Table 5.2: Power estimation of the mesochronous router

# 5.2 Plesiochronous considerations

So far, the FIFO buffers used in the mesochronous router have had a depth of five for the somewhat arbitrary reason that this is the minimum depth at which 100% throughput

can be achieved when using the non-optimised full detector. The FIFO depth is, however, interesting because it determines how much clock skew can be tolerated in a plesiochronous system. If, for example, the read clock slowly drifts, gradually increasing the time between writes and reads, at one point the FIFO will become full, and either the throughput will decline, or data will be lost. If the clocks drift toward each other, data will be read too fast, and the FIFO will at some point become empty, which also decreases the throughput. Clock drift is not unrealistic and can happen for various reasons; significantly, wire propagation delay increases with temperature, so if different parts of a system have an uneven load, their temperatures are likely to vary, and the propagation delays will not be constant.

The question then is, how large should the FIFOs be in order to be able to tolerate clock drift? We consider a system containing a FIFO, whose drifting read clock is initially delayed by half a period compared to the write clock, and where the FIFO starts out as empty. At this point, up to two elements need to be stored at the same time, since the FIFO latency is at least one clock period (an element is read 1.5 periods after it has been written). When the read clock has drifted half a period, the two clocks are completely aligned, and the latency through the FIFO is effectively two clock periods; two elements are stored in the FIFO at a time. After another period, the latency is effectively three clock periods, and so the FIFO needs to accommodate three elements, and so forth. This is illustrated in Figure 5.3.



Figure 5.3: FIFO latency as a function of read clock skew

The above can be easily verified in a simulation test environment. A test bench is made where the clock period is 100 ns, but the read clock is delayed by 1 ns every ten clock cycles.<sup>4</sup> Every time the write clock ticks, a flit is sent through input port 0: either a header flit destined for port 2, or a data (and stop) flit containing a unique sequence number. Similarly, every time the read clock ticks, data is read at port 2, and if it is not the proper header flit, or a data flit with the right sequence number, an error is reported. In the ModelSim wave window, signals representing the two clocks, the clock skew and the number of elements currently in the FIFO data buffer (which is the difference between the write and read pointers) are monitored. At the start of the simulation, it can be seen that the number of elements currently stored in the FIFO varies between one and two, and each number accounts for 50% of the time. As the drift increases, the time intervals where two elements are stored increase relative to those where only one element is stored, and when the drift reaches 50 ns (corresponding to a 360° phase difference), two elements are stored in the FIFO all the time.

<sup>&</sup>lt;sup>4</sup>Please refer to the file testPleso.vhd in Appendix A.3.

Figure 5.4 shows the simulation of a FIFO with four elements after a 50 ns clock drift (making the total phase difference  $360^{\circ}$ ). This FIFO uses the improved full detector of Section 4.2. The skew is showed along with the number of elements in the FIFO and the read and write pointers. After the drift reaches 50 ns, the full signal is asserted, which means that the FIFO internally disables the write enable signal. Thus, an element is not written, which causes the test to fail. Evidently, this happens already after a 50 ns clock drift, even though Figure 5.3 predicts that this requires between two and three elements, which a four-element FIFO should be amply suited for. The wave window also shows that the number of elements doesn't even exceed two. So why is the full signal asserted? The problem is that the read pointer needs to be synchronised to the write clock domain, which incurs a delay of one clock period; so when the full detector compares the current write pointer with the previous read pointer, it sees the N-1 situation of Table 4.1 and rightly indicates a full situation (remember that the FIFO is designed so that a four-element FIFO can only contain three elements). When the FIFO is full, no more elements can be written, and since the data producer doesn't act on this, data is lost. When using the original, non-improved full detector and a FIFO of depth five, the same happens after a 50 ns skew; so the extra element does not in this way allow for a larger amount of clock skew.



Figure 5.4: Simulation of a plesiochronous system

Note that the FIFO is actually *not* full at this time, so if it allowed a producer to write to it even though the full signal were asserted, that should not present a problem. If not, an extra FIFO element needs to be available compared to what is shown in Figure 5.3; so for example, to allow for a skew of 250%, a six-element FIFO is needed.

In the above, a system has been considered in which reading is slowed, causing the FIFO to fill up. Of course, the same concepts apply if the opposite happens, only the FIFO would need to have a tolerance against buffer underflow. For this reason, it might be advisable to initialise the system in such a way that all FIFOs are about half full, which would provide a sort of elasticity in both directions. Of course, a buffer underflow may not be as serious as an overflow if the receiver is designed to ignore empty/invalid flits even when they arrive in the middle of a package; but it degrades throughput, which may break a real-time guarantee in a guaranteed service layer.

# 5.3 Clock-gated mesochronous router

Since the mesochronous router is simply a synchronous router connected with FIFO buffers at the input ports, a clock-gated version can be obtained by clock gating the individual components as described in the previous chapters; a clock-gated mesochronous router then simply consists of the clock-gated synchronous router of Section 3.2 with the clock-gated FIFOs of Section 4.3 at its input ports. This will ensure that, when all input ports to a mesochronous router are inactive, the whole router along with the write clock domain of the FIFO buffers will be turned off. If a single port becomes active, only that particular FIFO will be turned on, but the whole router will have to be activated. This is not perfect, but as explained earlier, it is not trivial to fine-tune clock gating of the router due to the interlinked pipeline signals and the crossbar. It should also be noted that the five FIFO buffers account for 965 flip-flop bits (see Table 3.7), while the router itself only uses 390; that is, 71% of the flip-flop utilisation lies in the FIFOs. For this reason, it makes sense to concentrate on fine-tuning the clock gating of the FIFO buffers.  $^{5}$ 

#### 5.3.1 Synthesis

The register count for the clock-gated mesochronous router is presented in Table 5.3. In addition to this, six latches are used in the standard clock-gating cells.

Since the clock-gated FIFO buffers cannot by synthesised, no LUT count or speed estimation can be given; but since the clock-gating logic itself is pretty simple, the clockgated mesochronous router should not use substantially more LUTs than the 1994 used by the non-clock-gated version, and it is not expected to be much slower; for a comparison, refer to Table 3.7, where the overhead caused by the clock gating was very slight.

Table 5.3: Register count for the clock-gated mesochronous router

Description	Count	Bits
Clock-gated router	1	392
$5 \times 35$ clock-gated FIFO buffer (193 bits)	5	965
		1357

## 5.3.2 Simulation

In Figure 5.5, the clock-gated mesochronous router is simulated using the same test bench as in Section 5.1.2. The test bench determines that the packages are routed to the correct output ports, so the functionality of the router is thus verified. As for the clock gating, please refer to the bottom of the figure showing the gated clocks. In the beginning of the simulation, all the input lines are inactive, so all the gated clocks are turned off. Then a flit is sent to input port 0, causing the write clock of the FIFO at that port to be turned on. After two clock cycles, this is picked up by the router, whose clock is then also turned on. The figure shows how the router clock remains active, while the FIFO write clocks are turned on and off individually.



Figure 5.5: Simulation of the clock-gated mesochronous router

#### 5.3.3 Power consumption

Referring to Section 4.3.1, the clock-gated FIFO buffer contains 193 flip-flops and one latch, of which 183 flip-flops are clock gated and disabled whenever that particular input port is inactive. The mesochronous router itself consists of 392 flip-flops and one latch, of which 390 are clock gated. Figure 5.6 shows the gated clock signals for the given usage

 $<sup>^{5}</sup>$ Please refer to the file gatedRouterFifo.vhd in Appendix A.3 for the VHDL implementation of the clock-gated mesochronous router.

scenario, where the read and write clocks are  $180^{\circ}$  out of phase. It is worth noticing that the clock signal for the router itself is not turned on until the incoming signal has been processed through the FIFO buffers. The calculation in Table 5.4 shows that the flip-flops account for a toggle count of 4567.



Figure 5.6: Analysis of power consumption for the mesochronous router

Time slot	1	2	3	4	5	6	7	8	9	10
1st ples	0–3	0–3	0–3							
ist pkg	(start)	(data)	(end)							
and plea		1-4	1–4	1-4						
2nd pkg		(start)	(data)	(end)						
3rd pkg	1-0	1–0	1–0							
ord pkg	(start)	(data)	(end)							
Flip-flops										
FIFOs (enabled)	0	388	582	582	194	0	0	0	0	0
$\rm FIFOs~(disabled)$	55	33	22	22	44	55	55	55	55	55
Router	3	3	3	393	393	393	393	393	393	3
Total	58	424	607	997	631	448	448	448	448	58

Table 5.4: Power estimation of the clock-gated mesochronous router

The above number refers to the standard usage scenario, as it was defined in Chapter 3. While this is useful to compare the two router designs and the effect of the clock gating, it would also be interesting to extrapolate the power consumption to other usage percentages. By making a calculation like the one done in Table 5.4 for various usage scenarios, defining the usage percentage as the number of used links divided by the total number of links available (which is 50 for ten time slots), the graph in Figure 5.7 appears. Note that the power consumption is not uniquely defined for a given percentage, as this depends on the exact layout of the flits, so this is somewhat arbitrary. Still, the graph shows an almost linear dependence for most of the spectrum, except for very low percentages. A likely explanation for this is the granularity of the router clock gating, which requires the whole router to be turned on for multiple clock cycles to route just one flit; of course the penalty for doing this is smaller, the more flits are routed. This can be seen by the fact that the graph gradually approaches the linear function between the minimum and maximum power consumptions (which are  $58 \cdot 10 = 580$  and  $(194 \cdot 5 + 393) \cdot 10$ , respectively). The message is, not unexpectedly, that for small usage percentages, a penalty is paid in power consumption for the router clock-gating approach; for higher percentages, this doesn't matter. When measuring compared to this straight line, it can also be concluded that for a usage of 18%, there's a power 'over-head' of 56% compared to a perfectly clock-gated router.



Figure 5.7: Power consumption as a function of usage percentage

Table 5.5:         The results obtained for the mesochronous rou	ter
--	-----

	Free r	running		Clock gated			
LUTs	Flip-flops	Power	Frequency	LUTs	Flip-flops	Power	Frequency
1994	1355	13550	$132 \mathrm{~MHz}$	n/a	1357	4567	n/a

# 5.4 Results

In this chapter, the FIFO buffers presented in Chapter 4 were combined with the synchronous router of Chapter 3 to create a mesochronous router, of which a clock-gated version was then proposed. These were analysed with regard to area cost and tested by simulating them in ModelSim. An estimate of their power consumptions was then conducted, and the mesochronous router was compared to an ideally clock-gated router. The results obtained are summarised in Table 5.5.

Also, a plesiochronous system was considered, in which the ramifications of a slowly varying clock phase difference between neighbouring routers were examined. Figure 5.3 can be used as a guideline when choosing how deep the FIFOs should be in order to tolerate a certain drift, but the behaviour of the full detector means that the FIFO should be an element deeper than indicated in the figure.

Chapter 6

# FPGA Implementation and Test

This chapter describes a synthesisable test bench for the mesochronous router implemented in the previous chapter. This is used to verify that the router works not only when simulated, but also when run on an FPGA. The point is to provide an indication that the design works in practise — a sort of 'proof of concept' — and not to design an actual network-on-chip. Thus, the FPGA implementation presented here does not in itself constitute a useful system, other than as a confirmation of the functionality of the router.

The first part of this chapter will discuss the design of the test bench itself, after which the test bench will be simulated and synthesised, and the test results will be briefly discussed.

# 6.1 Test bench design

To test the functionality of the mesochronous router on an FPGA, a test bench inspired by the one used in Section 5.1.2 will be used: During the test, packages should be sent through all possible routes. The challenge is to design the test bench so as to be able to verify that this happens correctly; to do this, the test bench keeps track of how many packages are sent, and how many are received, at each output port. Furthermore, each data flit is given a unique code so as to be able to verify that it arrives at the correct destination. This test is not exhaustive — for example, while it does check that flits arrive in the correct order, it makes no assumptions about the latency through the router but used along with the ModelSim simulation results, it gives a pretty good indication that the router is working as intended. However, it should be noted that if the MTBF for metastability is high enough — even in the presence of potential design errors in the synchronisers — these errors would probably not be caught by this manual testing method; instead, a much more rigorous mechanism should be used (e.g. running the test millions of times). Again, it is emphasised that the test bench is intended as a proof-of-concept, to demonstrate a working design, and not as an industry-standard stress test.<sup>1</sup>

In order to be able to check the contents and order of arriving flits, a FIFO buffer is maintained for each output port. When the sender sends a flit through the router, the same flit is written to the appropriate FIFO; and likewise, the receiver compares the output of the router with the next output of its FIFO. An alternative approach would be to hard-code the test vectors into the receiver, which would work equally well, but not

<sup>&</sup>lt;sup>1</sup>For the VHDL implementation of this test bench, refer to the file **fpgaTest.vhd** in Appendix A.4.



Figure 6.1: ASM chart of send state machine

offer the same degree of flexibility; and as an added bonus, the FIFOs are tested even more thoroughly this way.

Figure 6.1 shows the ASM chart of the send state machine, which is in the write clock domain. Two counters keep track of what to do: sendOrg maintains the origin, or router input port, from which the next flit should be sent; and sendDest stores the next flit destination. For each value 0...4 of sendOrg, sendDest cycles through the values 0...3, so that all combinations of origin and destination are reached (output port 4 is reached when sendDest equals sendOrg). A decoder (not shown in the figure) sets sendHeader to the appropriate header flit to contain the address information given by sendDest. The signal actualDest is set to the actual destination, which is sendDest unless sendOrg = sendDest, in which case the actual destination is the local port (4); this signal is only used in order to write to the correct FIFO buffer. One caveat is that, as per the design of the HPU, the address field of the first flit is rotated in the router, so that the first two bits always contain the next address; for this reason, the same operation is applied to all start of package flits before these are written to the FIFO.

In the send state machine, the first two states — sendStart and sendStop — send out the start of package and end of package flits, respectively. sendDone calculates the next values of sendOrg and sendDest, as shown in Figure 6.1. For simplicity, only two flits are sent per package instead of three.

Figure 6.2 depicts the receive state machine in the read clock domain. This state machine is repeated in the test bench, so that each output port of the router is monitored by its own independent state machine. For this reason, all the signals mentioned in the following have a width of five, and each state machine operates on its own element in these arrays.

In the idle state, the router output ports are checked to see if they contain actual data; if this is the case, the state machine has a transition to the recvStart state, otherwise it remains in idle. Thus, the data (if any) received in idle is the first flit of the package, so the receive state machine is always one flit behind; the recvBuf register is used to remember the last received flit. In the recvStart state, the last received flit (recvBuf) is compared to the output of the FIFO buffer. If these match, a counter is incremented; each output port has its own counter to keep track of how many flits have been correctly received at that output port. If they don't match, an error counter is incremented, which contains the total number of errors. The same thing is done in the recvStop state.



Figure 6.2: ASM chart of receive state machine

To verify that the test has completed successfully, the seven-segment display<sup>2</sup> on the Nexys2 board is used along with the switches. Two of the four digits always show the register containing the number of sent flits; and using the switches, the remaining two digits can be selected to display one of the six other counters (number of received flits at each output port, and number of errors).

The circuit is clocked using the on-board clock generator with a frequency of 50 MHz, which is wired to the write clock. The read clock is set to the inverse, making a 180° clock phase difference between the two clock domains.

# 6.2 Simulation

The test environment is simulated using ModelSim to ensure that it works correctly before it is run on the FPGA.<sup>3</sup> In particular, the contents of the registers for the number of sent and received flits are inspected.

In the sender circuit, two flits are sent to each output port from each of the four other input ports. Thus, a total of eight flits should arrive at each of the five ports, and 40 flits should be sent in total. Figure 6.3 shows a simulation of the test bench when the last flit is being received by the receiver at output port 3. It can be seen that 40 (28 hex) flits have indeed been sent, and eight have been received at each port. numRecvd[5] contains the number of errors, which is initialised to the value 16 (10 hex) in order to be able

<sup>&</sup>lt;sup>2</sup>To manipulate this display, the module written by *JWC*, downloaded from http://blog.jwcxz.com/?p=647, is used.

<sup>&</sup>lt;sup>3</sup>To simulate the test bench, the wrapper in fpgaTestSim.vhd of Appendix A.4 is used.

/testenvsim/dk					
/testenvsim/reset					
/testenvsim/testEnv/numSent	28				
/testenvsim/testEnv/numRecvd	8886810	8887	8 10	8888810	
	8				
	8				
	8				
	6	7		8	
	8				
(5)	10				

Figure 6.3: Simulation of the synthesisable test bench

to differentiate it from nothing when viewing it in the on-board display; thus, the figure shows that no errors have occurred.

It can also be seen in the figure that the receive registers are written on the falling edge of the clock. Notice that there are five clock cycles between each write operation; this is because the internal clock is slowed by a factor five using a DCM (see Section 6.3).

## 6.3 Synthesis

No attempt has been made to optimise the test bench code using such techniques as operator or functionality sharing. As expected, the synthesiser gives a number of warnings, advising that some comparators and arithmetic circuits could be shared in order to reduce area. It also warns that a number of signals are constantly zero, so they have been trimmed; this is no cause for concern and is caused by the fact that the test bench doesn't use all of the bits of the flits. All in all, the test bench uses 4095 LUTs (23%), 3493 flip-flops (20%) and 2937 slices (33%).<sup>4</sup>

The critical path is through the logic in the receive state machines, which features a comparator and several adder circuits, and has a minimum propagation delay of 11.2 ns. However, the receive logic reads from the test FIFO and compares this to what was actually received on the router output, and since data is read from this FIFO on the rising clock edge, while the receive logic is 180° out of phase with this, so that it must write to its own registers on the falling edge, it effectively only has half a clock period to perform this operation. Thus, the minimum clock period is 22.4 ns, corresponding to a maximum frequency of 44.6 MHz. Since the on-board crystal is 50 MHz, a Digital Clock Manager (DCM) is instantiated in order to generate a slower clock signal (10 MHz).

## 6.4 Results

When synthesising the circuit without a DCM to slow the clock, the functionality is sporadic, which is to be expected: Setup times are frequently violated, causing the logic to fail. However, when using a clock of 10 MHz, the test has never been observed to fail.

Using the switches to display the values of the status registers, it can be verified that the router performs correctly: The number of sent flits is 40, and the number of flits received at each port is eight; and the number of errors is none. Thus, the synthesisable test bench confirms that the mesochronous router implementation works in practise on an FPGA.

<sup>&</sup>lt;sup>4</sup>Please refer to the file **TestEnv.syr** in Appendix B.4 for the Xilinx XST synthesis report.

Chapter 7

# Discussion

This chapter presents a discussion of the designs and implementations introduced in the previous chapters. The synchronous and mesochronous routers will be compared with each other as well as with the asynchronous router of [SS11], and their area costs and power consumptions will be discussed. In the second part of this chapter, possible improvements to the current work will proposed and briefly discussed.

## 7.1 Results

Table 7.1 summarises the results obtained for both the synchronous and mesochronous routers. It is immediately clear that the synchronous router is much smaller, and much faster, than the mesochronous equivalent; however, the figures in the table do not reflect the cost of scaling a synchronous network, where it becomes prohibitively expensive to distribute a non-skewed clock signal for large networks, as discussed in e.g. [HG11, MPCVG08, GH10, HG11]. For this reason, the disadvantages of the synchronous network outweigh the benefits as they appear in Table 7.1.

Table 7.1: The results obtained for the synchronous and mesochronous routers

	Free running					Clock gated		
	LUTs	Flip-flops	Power	Freq.	LUTs	Flip-flops	Power	Freq.
Sync.	761	390	3900	$257 \mathrm{~MHz}$	764	392	2370	$238 \mathrm{~MHz}$
Meso.	1994	1355	13550	$132 \mathrm{~MHz}$	n/a	1357	4567	n/a

Instead, it makes sense to compare the mesochronous network to an asynchronous implementation. [SS11] implements two asynchronous versions of the router presented here, using 1090 and 1475 logic gates (excluding latches, flip-flops and 160 multiplexers, see [SS11, Table I]). If we allow four gates for each of the multiplexers,<sup>1</sup> the two asynchronous routers require 1730 and 2115 gates, respectively. While the LUT count presented in Table 7.1 cannot directly be converted to a gate count, a single four-input LUT can probably, on average, implement the functionality equivalent of 2–4 gates. In the best-case scenario, where a LUT corresponds to two gates, the synchronous router then requires 1522 gates, while the mesochronous router requires 3988 gates. Thus, the synchronous circuit is slightly smaller than the asynchronous circuit, which seems not unreasonable, while the mesochronous circuit is almost twice as large as the asynchronous circuit; and this does

 $<sup>^1\</sup>mathrm{See}$  [BV09, Fig. 2.28]; a one-bit 2-to-1 multiplexer can be implemented with two and-gates, one or-gate and a not-gate.

not even consider the excessive amount of flip-flops used by the mesochronous circuits. The results thus seem to favour an asynchronous implementation.

To put the LUT counts into perspective, the author of this thesis implemented a MiniMIPS processor during a project at DTU, which is a fully functional MIPS, but with only a limited set of instructions; this required 4241 LUTs. Also, the Xilinx MicroBlaze CPU uses 1324 LUTs and the PicoBlaze CPU 204.<sup>2</sup> Thus, the size of the router alone — and this does not include other parts of the interconnect, such as the network adaptor — approaches, or even exceeds, that of a fairly advanced IP that could be connected to the network. This emphasises the challenges faced when designing SoCs.

Reverting to the results of Table 7.1, the figures for the power consumption unfortunately do not allow us to compare this with other designs. However, it can be remarked that while the power usage of the clock-gated mesochronous router is about twice as large as that of the synchronous router for the 20% usage scenario, this does not seem excessive when considering the many synchronisers required for mesochronous operation. As Figure 5.7 shows, the clock gating of the individual FIFO buffers causes the power consumption to depend almost linearly on the load for all but the smallest percentages, for which the power consumed by the router itself becomes significant. Whether effort should be put into clock gating the router further depends a great deal on the exact usage scenario; if the router processes only a few flits most of the time, it would probably be worth it, but if the packages arrive in bursts, interspersed by complete inactivity, it shouldn't matter much.

# 7.2 Further work

While a working, practical implementation of both the synchronous and mesochronous routers has been presented in the preceding chapters, there are several areas in which the designs could be further optimised. In this section, ways to improve clock gating, area costs and measurements are proposed.

## 7.2.1 Clock gating

As mentioned, whether or not effort should be invested in a more fine-tuned clock gating depends on the usage scenario; but if it is deemed necessary, it is possible (albeit non-trivial) to further save power in two ways. First, the clock gating of the router itself could offer a better granularity, so that each pipeline register is turned on individually, both before and after the crossbar (see Figure 3.2). The problem is that the registers traversed after the crossbar depend on the address information of the header flit; so the most obvious way to implement this would be for the HPU on the incoming port to generate an enable signal for the relevant register on the outgoing port. Each of the five HPUs would thus have to be able to enable each of the five outgoing pipeline registers, in addition to the registers in front of the crossbar. This is unlikely to be cheap in terms of area.

Second, in the current implementation, only the write clock domain of the FIFO buffers is clock gated. To clock gate the read domain (consisting of the read pointer and some synchronisation registers), the enable signal would have to be synchronised across this transition, which would delay it at least one clock cycle. To implement a working FIFO while doing this is likely to be tricky.

## 7.2.2 Area costs

To minimise the area costs of the routers is another aspect on which further work could focus. As mentioned in Section 3.1.4, the crossbar alone requires 525 four-input LUTs. The crossbar is implemented after the design of Figure 3.3, which consists of 20 two-input *and* gates and five four-input *or* gates, for 35 bits; so to get a total of 525 LUTs means that one LUT can implement the functionality of two two-input *and* gates and one

<sup>&</sup>lt;sup>2</sup>Obtained from http://www.1-core.com/library/digital/soft-cpu-cores/.

four-input or gate, since  $(20/2 + 5/1) \cdot 35 = 525$ . It has to be assumed that this is the best the synthesiser can do, and it does have the advantage of being a reasonably fast implementation; it could probably be done in more layers with fewer LUTs, but this would be slower.

Another expensive part is the multiplexer on the output port of the FIFO that selects between the data registers, which requires close to 200 LUTs as mentioned in Section 4.1.3. If tri-state buffers are available on the target architecture (this is not the case for the Spartan3E FPGA), this could be implemented a lot cheaper as originally proposed in [MPG07]. Even if this reduces the area of each FIFO by the equivalent of only 100 LUTs, this optimisation alone would mean a 25% area reduction for the mesochronous router.

However, the most obvious way to minimise area costs is to dimension the FIFOs appropriately. The original, non-improved full detector requires a FIFO depth of five while providing the same amount of clock skew tolerance as a four-element FIFO with the improved full detector. If an element is 35 bits long, and if each router requires five FIFOs, this means a reduction of 175 flip-flop bits per router in the data buffer alone (the token rings and synchronisation registers have to be considered as well). Furthermore, Section 5.2 shows that both full detectors (and thus, probably the empty detector as well) positively inhibit clock skew tolerance, preventing the FIFOs to be used to their fullest extent. Thus, it should be considered whether the full and empty detectors could be completely removed from the FIFO when it is used in a mesochronous router like the one presented here; during normal operation, the FIFO should *never* be full or empty anyway.

## 7.2.3 Measuring power and area

The somewhat cumbersome arguments presented above touch upon a relevant limitation of the results presented in this thesis: Since area costs are measured using LUTs (and flip-flops) used on a particular FPGA, and power consumption is measured using low-tohigh flip-flop clock ticks for an arbitrary usage scenario, it is very difficult to compare the design to other implementations. In other words, it would be nice to have the circuit laid out, which would make it possible to derive the exact number of standard cells or transistors along with the exact wattage required to process different number of packages. This is not a trivial process, and it requires relevant experience of using CAD tools such as Synopsis, which the author of this thesis regrettably lacks, and the attainment of which is outside the scope of this thesis. Furthermore, to get a meaningful result, the complexity and power consumption of the other network components, such as the network adaptors, would also have to be considered. These are tasks that have to be completed if the routers presented here are to be used in actual designs.

# Chapter 8

# Conclusion

In this thesis, a mesochronous network-on-chip router has been presented. Its area costs and power consumption have been analysed, and its functionality has been verified using simulation and with a proof-of-concept implementation on an FPGA. The results show that while a working implementation has been achieved, it comes at the price of relatively high area costs compared to a similar, asynchronous router. Specifically, while the mesochronous router is almost three times as large as a simple synchronous router when comparing LUTs, it is also almost twice as large as an asynchronous router.

During the work with the mesochronous router, a bi-synchronous FIFO buffer used for synchronisation, based on a design by [MPG07], has also been studied and analysed. It turned out to be nontrivial to incorporate it into the design, particularly because of the full detector, of which a new one has been designed and implemented in the course of this thesis. However, when analysing the tolerance for clock skew of the mesochronous router in a plesiochronous system, it turned out that the full (and empty) detector reduces the tolerance, so it may be considered to remove it altogether from the FIFOs.

All in all, a working mesochronous NoC router has been designed, although the disadvantages in terms of die area and speed induced by the mesochronous design paradigm severely puts into question the practicality of the solution.

# Bibliography

[AJI07]	Khalil Arshak, Essa Jafer, and Christian Ibala. Power testing of an FPGA based system using ModelSim code coverage capability. In 2007 IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, pages 157–160, Los Alamitos, CA, 2007. IEEE Computer Society.					
[Aro12]	Mohit Arora. <i>The Art of Hardware Architecture</i> . Springer, New York, NY, 2012.					
[BM06]	Tobias Bjerregaard and Shankar Mahadevan. A survey of research and prac- tices of network-on-chip. <i>ACM Computing Surveys</i> , 38(1), 2006.					
[BS05]	Tobias Bjerregaard and Jens Sparsø. A router architecture for connection- oriented service guarantees in the MANGO clockless network-on-chip. In <i>Proceedings of the Design, Automation and Test in Europe Conference and</i> <i>Exhibition (DATE)</i> , pages 1226–1231, Los Alamitos, CA, 2005. IEEE Com- puter Society.					
[BV09]	Stephen Brown and Zvonko Vranesic. Fundamentals of Digital Logic with VHDL Design. McGraw-Hill, third edition, 2009.					
[DP98]	William J. Dally and John W. Poulton. <i>Digital Systems Engineering</i> . Cambridge University Press, Cambridge, UK, 1998.					
[DT04]	William J. Dally and Brian Towles. <i>Principles and Practices of Intercon-</i> <i>nection Networks</i> . Morgan Kaufmann Publishers, San Francisco, CA, 2004.					
[DYN03]	José Duato, Sudhakar Yalamanchili, and Lionel Ni. Interconnection Net-					

- works, an Engineering Approach. Morgan Kaufmann Publishers, San Francisco, CA, 2003.
- [GH10] Kees Goossens and Andreas Hansson. The Aethereal network on chip after ten years: Goals, evolution, lessons, and future. In *Design Automation Conference*, pages 306–311, Anaheim, CA, 2010. ACM.
- [Gin11] Ran Ginosar. Metastability and synchronizers: A tutorial. *IEEE Design* and Test of Computers, 28(5):23–35, 2011.
- [HG11] Andreas Hansson and Kees Goossens. On-Chip Interconnect with Aelite. Springer, New York, NY, 2011.
- [MPCVG08] Ivan Miró Panades, Fabien Clermidy, Pascal Vivet, and Alain Greiner. Physical implementation of the DSPIN network-on-chip in the FAUST architecture. In Second ACM/IEEE International Symposium on Networks-on-Chip, pages 139–148, Los Alamitos, CA, 2008. IEEE Computer Society.

[MPG07]	Ivan Miró Panades and Alain Greiner. Bi-synchronous FIFO for synchronous circuit communication well suited for network-on-chip in GALS architectures. In <i>First International Symposium on Networks-on-Chip</i> , pages 83–94, Los Alamitos, CA, 2007. IEEE Computer Society.
[MPGS06]	Ivan Miró Panades, Alain Greiner, and Abbas Sheibanyrad. A low cost network-on-chip with guaranteed service well suited to the GALS approach. In <i>First International Conference on Nanonetworks and Workshops</i> , pages 1–5, Los Alamitos, CA, 2006. IEEE Computer Society.
[SS11]	Rasmus Bo Sørensen and Jens Sparsø. Circuit design of a router for an asynchronous TDM network-on-chip. Preprint, personal communication,

2011. [Xil11] Xilinx, Inc. Spartan-3 Generation FPGA User Guide. Available at http://www.xilinx.com/support/documentation/user\_guides/

ug331.pdf, 2011.

Appendix A

# Code listings

# A.1 The Synchronous Network

$\mathbf{vhdl/router.vhd}$	end router;
<pre> router.vhd  A. Bentzon, 2012. BSc thesis, 'Mesochronous TDM-based Network-on-Chip'.  Synchronous NoC router. Consists of HPUs, crossbar and pipeline registers. library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all; use work.types.all; entity router is port ( clk: in std_logic; reset: in std_logic; inPort: in XbarPort; outPort; out XbarPort</pre>	<pre>architecture struct of router is signal sel0, sel1, sel2, sel3, sel4: std_logic_vector(3 downto 0);  pipeline registers signal XbarSel, XbarSelNext: std_logic_vector(19 downto 0); signal XbarOut, XbarOutNext: XbarPort; signal HPUout, HPUoutNext: XbarPort; begin port entity work.HPU port map(clk=&gt;clk, reset=&gt;reset, inLine=&gt;inPort(0), outLine=&gt;HPUoutNext(0),</pre>
);	<b>port map</b> (clk=>clk, reset=>reset, inLine=>inPort(2), outLine=>HPUoutNext(2),

sel=>sel2); port3: entity work.HPU port map(clk=>clk, reset=>reset, inLine=>inPort(3), outLine=>HPUoutNext(3), sel=>sel3); port4: entity work.HPU port map(clk=>clk, reset=>reset, inLine=>inPort(4), outLine=>HPUoutNext(4), sel=>sel4); XbarSelNext <= sel4 & sel3 & sel2 & sel1 & sel0; xbar: entity work.Xbar port map(func=>XbarSel, inPort=>HPUout, outPort=>XbarOutNext);

outPort <= XbarOut;

#### vhdl/xbar.vhd

-- xbar.vhd -- A. Bentzon, 2012, BSc thesis, 'Mesochronous TDM-based Network-on-Chip'. -- Crossbar for the NoC router. librarv ieee: use ieee.std logic\_1164.all; use ieee.numeric\_std.all; use work.types.all; entity Xbar is port ( `func: in std\_logic\_vector(19 downto 0); inPort: in XbarPort; outPort: out XbarPort end Xbar: -- Func format: 3 -- source port: 4 2 1 0 -- dest port: 1032 1042 1034 4032 1432 architecture structure of Xbar is signal sel0, sel1, sel2, sel3, sel4: std\_logic\_vector(3 downto 0); begin sel0 <= func(3 downto 0);

# process(clk, reset) begin if reset = '0' then XbarSel <= (others => '0'); XbarOut <= (others => (others => '0')); HPUout <= (others => (others => '0')); elsif clk'event and clk = '1' then XbarSel <= XbarSelNext; XbarOut <= XbarOutNext; HPUout <= HPUoutNext; end if; end process; end struct;</pre>

```
sel1 \ll func(7 \text{ downto } 4);
  sel2 \leq func(11 \text{ downto } 8);
  sel3 \leq func(15 downto 12):
  sel4 \ll func(19 \text{ downto } 16);
  \operatorname{outPort}(0) \ll (\operatorname{inPort}(1) \text{ and } (\operatorname{dataLine}' \operatorname{range} = \operatorname{sell}(2))) \text{ or }
            (inPort(2) and (dataLine'range=>sel2(2))) or
            (inPort(3) and (dataLine'range=>sel3(2))) or
            (inPort (4) and (dataLine 'range=>sel4(2));
  outPort(1) \le (inPort(0) and (dataLine'range > sel0(3))) or
            (inPort(2) and (dataLine 'range=>sel2(3))) or
            (inPort(3) and (dataLine'range=>sel3(3))) or
            (inPort (4) and (dataLine 'range=>sel4(3)));
  outPort(2) \le (inPort(0) and (dataLine'range > sel0(0))) or
           (inPort(1) and (dataLine'range=>sel1(0))) or
            (inPort(3) and (dataLine'range=>sel3(0))) or
            (inPort (4) and (dataLine 'range=>sel4(0));
 outPort(3) <= (inPort(0) and (dataLine 'range=>sel0(1))) or
(inPort(1) and (dataLine 'range=>sel1(1))) or
            (inPort(2) and (dataLine'range=>sel2(1))) or
            (inPort(4) and (dataLine'range=>sel4(1)));
  outPort(4) \le (inPort(0) and (dataLine'range > sel0(2))) or
           (inPort(1) and (dataLine 'range=>sel1(3))) or
            (inPort(2) and (dataLine 'range=>sel2(0))) or
            (inPort (3) and (dataLine 'range=>sel3 (1)));
end structure;
```

#### vhdl/hpu.vhd

	inLine: in dataLine:
hpu.vhd A. Bentzon, 2012. BSc thesis, 'Mesochronous TDM-based Network-on-Chip'. Header parsing unit for the NoC router. See [thesis, Fig. 3.4].	<pre>outLine: out dataLine; sel: out std_logic_vector(3 downto 0) ); end HPU;</pre>
<pre>library icee;</pre>	architecture struct of HPU is
use icee.std_logic_1164.all;	signal SOP: std_logic;
use icee.numeric_std.all;	signal EOP: std_logic;
use work.types.all;	signal dest: std_logic_vector(1 downto 0);
entity HPU is	<pre>signal selInt, selIntNext: std_logic_vector(3 downto 0);</pre>
port(	signal decodedSel: std_logic_vector(3 downto 0);
clk: in std logic;	signal outInt: dataLine;

1

reset: in std logic:

begin sel <= selInt when EOP = '1' else selIntNext;</pre>  $SOP \ll inLine(33);$ outInt <= "11000" & inLine(31 downto 2) when SOP = '1' else inLine;  $EOP \ll inLine(32);$ dest  $\leq$  in Line (1 downto 0);process (reset, clk) outLine <= outInt; begin if reset = '0' then -- binary decoder, dest field into a one-hot signal decodedSel(0) <= '1' when dest = "00" else '0'; selInt  $\leq (others => '0');$ elsif clk'event and clk = '1' then decodedSel(1)  $\langle = '1'$  when dest = "01" else '0'; decodedSel(2)  $\langle = '1'$  when dest = "10" else '0'; selInt <= selIntNext; end if: decodedSel(3)  $\leq$  '1' when dest = "11" else '0'; end process; selIntNext <= decodedSel when SOP = '1' else (selInt and (selInt 'range=>not(EOP end struct:

#### vhdl/testRouter.vhd

)));

-- testRouter.vhd - A. Bentzon, 2012. BSc thesis, 'Mesochronous TDM-based Network-on-Chip'. -- Test bench for a synchronous NoC router. library ieee; use ieee.std logic 1164.all; use ieee.numeric std.all; use work.types.all; use work.txt util.all; entity testRouter is end testRouter: architecture behaviour of testRouter is std\_logic := '0';
std\_logic; signal clk: signal reset: signal routerIn, routerOut: XbarPort; -- 0 is SOUTH, 1 is WEST, 2 is NORTH, 3 is EAST. A is LOCAL -- test vectors constant TEST\_LENGTH: integer := 7; type testVectorType is array(0 to TEST\_LENGTH-1) of dataLine; type outNumType is array(0 to TEST\_LENGTH-1) of integer; constant TEST\_VECTOR: testVectorType := (OUT\_SOUTH, OUT\_WEST, LINE\_ZERO, LINE ZERO, LINE ZERO, OUT NORTH, OUT EAST); constant  $\overline{OUT}_NUM$ : outNumType := (0, 1, 0, 0, 0, 2, 3); -- ports at which the above flits are expected to arrive begin reset  $\leq '0'$ , '1' after 37 ns: clk <= not clk after 50 ns; router: entity work.gatedRouter **port map**(clk=>clk, reset=>reset, inPort=>routerIn, outPort=>routerOut); wBehaviour: process is variable outPort; integer;

begin

routerIn  $\leq (others = >(others = >'0'));$ wait until reset = '1' and clk' event and clk = '1': for idx in 0 to TEST LENGTH-1 loop report "Writing\_with\_idx\_:=\_" & str(idx) severity note; for i in 0 to 4 loop -- apply test input  $routerIn <= (others => LINE_ZERO);$ routerIn(i) <= TEST VECTOR(idx); wait until clk 'event and clk = '1'; if TEST VECTOR(idx) /= LINE ZERO then routerIn(i) <= FLIT STOP or std logic vector(to unsigned(i, 35)); else routerIn(i) <= LINE ZERO; end if: wait until clk'event and clk = '1'; end loop; end loop; routerIn <= (others=>LINE ZERO); wait until reset = '1'; end process wBehaviour; rBehaviour: process is variable outPort: integer; begin wait until reset = '1' and clk 'event and clk = '1'; -- two period latency due to pipeline in router wait until clk 'event and clk = '1'; wait until clk 'event and clk = '1'; for idx in 0 to TEST LENGTH-1 loop
report "Reading\_with\_outNum\_:=\_" & str(OUT\_NUM(idx)) severity note; for i in 0 to 4 loop -- check for correct output wait for 10 ns; if OUT NUM(idx) = i then outPort := 4; -- local output else outPort := OUT NUM(idx); end if: if routerOut(outPort) /= (TEST VECTOR(idx)(34 downto 2) & "00") then report "Output\_mismatch\_header\_flit.jidx\_:=\_" & str(idx) & ",\_i\_:=\_" & str(i) & ",\_outPort\_:=\_" & str(outPort) severity error; end if: wait until clk 'event and clk = '1'; wait for 10 ns;

# ⊳ <u>-</u> The Synchronous Network

#### vhdl/testPower.vhd

 testPower.vhd -- A. Bentzon, 2012, BSc thesis, 'Mesochronous TDM-based Network-on-Chip'. -- Test bench to generate a 'typical' load scenario for power estimation. library jeee: use ieee.std\_logic\_1164.all; use ieee.numeric\_std.all; use work.types.all; use work.txt util.all; entity testPower is end testPower; architecture behaviour of testPower is signal clkW: std\_logic := '0'; signal clkR: std logic := '1'; signal reset: std\_logic; signal routerIn, routerOut: XbarPort; -- 0 is SOUTH, 1 is WEST, 2 is NORTH, 3 is EAST, 4 is LOCAL -- test vectors dev/random constant RAND2: dataLine := "1000111110100010110111001000100100";:= "10011100000100010111011011001100001"; constant RAND3: dataLine constant RAND4: dataLine := "10010011100010001000111100101100111"; constant RAND5: dataLine := "10011001111010010100001101100001110"; constant RAND6: dataLine := "10100000010010011001101011110001010"; begin reset <= '0', '1' after 37 ns; clkW <= not clkW after 50 ns; clkR <= not clkR after 50 ns; router: entity work.gatedrouterFifo --port map(clk=>clkW, reset=>reset, inPort=>routerIn, outPort=>routerOut); port map(clkLocal=>clkR, clkNeighbour=>clkW, reset=>reset, inPort=>routerIn, outPort=>routerOut); wBehaviour: process is begin routerIn <= (others => (others => '0'));wait until reset = '1' and clkW'event and clkW = '1'; wait until clkW'event and clkW = '1'; wait until clkW'event and clkW = '1';

report "CONGRATULATIONS!\_If\_no\_failures,\_then\_all\_tests\_completed\_ successfully!" severity note; wait until reset = '1'; end process rBehaviour;

end behaviour:

wait until clkW' event and clkW = '1'; wait until clkW' event and clkW = '1'; report "Simulation\_start" severity note; -- time slot 1  $\texttt{routerIn(0)} \ <= \ \texttt{OUT} \ \texttt{EAST};$ routerIn(2) <= OUT SOUTH; wait until clkW' event and clkW = '1'; -- time slot 2  $\texttt{routerIn}(0) \ <= \ \texttt{RAND1};$  $routerIn(1) \ll OUT WEST;$ routerIn (2)  $\leq$  RAND5; wait until clkW' event and clkW = '1'; -- time slot 3 routerIn(0) <= RAND2 or FLIT STOP; routerIn  $(1) \leq \text{RAND3};$ routerIn (2) <= RAND6 or FLIT STOP; wait until clkW event and clkW = '1'; -- time slot 4 routerIn(0) <= LINE ZERO; routerIn(1)  $\leq$  RAND4 or FLIT STOP;  $routerIn(2) \ll LINE ZERO;$ wait until clkW'event and clkW = '1'; -- time slot 5 routerIn(1) <= LINE ZERO; wait until clkW'event and clkW = '1'; -- time slot 6 wait until clkW'event and clkW = '1'; -- time slot 7 wait until clkW'event and clkW = '1'; -- time slot 8 wait until clkW' event and clkW = '1'; -- time slot 9 wait until clkW' event and clkW = '1'; -- time slot 10 wait until clkW' event and clkW = '1'; report "Simulation\_done!" severity note; wait until reset 'event; end process wBehaviour;

end behaviour;



#### vhdl/types.vhd

-- types.vhd

-- A. Bentzon, 2012. BSc thesis, 'Mesochronous TDM-based Network-on-Chip'.

-- Definition of data types.

LIBRARY IEEE; USE IEEE.std\_logic\_1164.ALL;

package types is

subtype dataLine is std\_logic\_vector(34 downto 0); type XbarPort is array(4 downto 0) of dataLine;

package body types is

end types;

#### A.2A FIFO Synchroniser for Mesochronous Networks

vhdl/fifo.vhd

dataBuf(i): end generate:

- fifo.vhd -- Å. Bentzon, 2012. BSc thesis, 'Mesochronous TDM-based Network-on-Chip'. -- read nointer module readEnInt <= readEn and not emptyInt; -- FIFO synchroniser for mesochronous router. -- See [Miro Panades & Greiner, 2007]. readP: entity work.tokenRing generic map (N => N, default => 12)-- LSBs are " 1100" **port map** (clk=>clkR, en=>readEnInt, reset=>reset, data=>pointerR); librarv ieee: use ieee.std logic 1164.all: and PointR  $\leq$  pointerR and (pointerR(0) & pointerR(N-1 downto 1)); use ieee.numeric\_std.all; with neighbouring bits readIndex <= andPointR(1 downto 0) & andPointR(N-1 downto 2); -- rotate two ---use work.txt util.all; --- provides log2 for numElem, see below bits to align with dataBuf [Fig. 7] entity fifo is -- read signal multiplexer - decode the one-hot encoded readIndex into the generic ( appropriate dataBuf signal integer := 5: N : -- read from register i if the i'th bit is set, see [Fig. 7], and read is integer := 35 W: enabled): port('clkW: in std\_logic; process(readIndex,dataBuf,readEnInt) begin clkR: in std logic; reset: in std\_logic; dataR <= (others = > '0');writeEn: in std\_logic; for i in 0 to N-1 loop if (readIndex(i) and readEnInt) = '1' thenreadEn: in std\_logic; dataW: in std\_logic\_vector (W-1 downto 0); dataR <= dataBuf(i); end if; dataR: out std\_logic\_vector (W-1 downto 0); full: out std\_logic; end loop end process; empty: out std logic end fifo; -- full and empty detectors fullDet: entity work.fullDetectorImproved architecture structure of fifo is generic map (N=>N) signal writeEnInt, readEnInt: std\_logic; -- port map (clk => clkW, reset => reset, write En => write En, write P => pointerW, signal pointerW, pointerR: std\_logic\_vector(N-1 downto 0); -- write and read readP=>pointerR , full=>fullInt); pointers signal andPointR: port map (clk=>clkW, reset=>reset, writeP=>pointerW, readP=>pointerR, full std\_logic\_vector(N-1 downto 0); -- ANDed read pointer =>fullInt); signal writeIndex, readIndex: std\_logic\_vector(N-1 downto 0); -- one-hot encoded index into dataBuf emptyDet: entity work.emptyDetector signal fullInt , emptyInt: std\_logic; generic map (N=>N) port map (clk=>clkR, reset=>reset, writeP=>pointerW, readP=>pointerR, empty type BufferType is array (N-1 downto 0) of std\_logic\_vector(W-1 downto 0); =>emptvInt): signal dataBuf, dataBufNext: BufferType; begin  $full \ll fullint;$ empty <= emptyInt; -- write pointer module writeEnInt <= writeEn and not fullInt; writeP: entity work.tokenRing -- register process generic map (N=>N, default=>3) -- LSBs are "...0011" regProc: process(clkW, reset) **port map** (clk=>clkW, en=>writeEnInt, reset=>reset, data=>pointerW); begin if reset = '0' then writeIndex  $\leq =$  pointerW and (pointerW(0) & pointerW(N-1 downto 1)); -- AND dataBuf <= (others => (others => '0'));with neighbouring bits [Fig. 7] elsif clkW' event and clkW = '1' then dataBuf <= dataBufNext; -- write to the dataBuf register specified by the one-hot encoded writeIndex end if: -- simply write to register i if the i'th bit is set and write is enabled end process regProc; dataBufWriteGen : for i in 0 to N-1 generate -- TEST: the following provides a local variable, numElem, dataBufNext(i) <= dataW when (writeIndex(i) and writeEnInt) = '1' else

50

-- AND

Code : listings -- containing the number of elements currently in the FIFO. -- Shouldn't be synthesised, but useful for simulation. -- elemCount: process -- variable shiftAmount, readP: integer; -- begin-- shiftAmount := log2(to\_integer(unsigned(writeIndex))); -- readP := to\_integer(rotate\_right(unsigned(readIndex), shiftAmount)); -- numElem := log2(readP); -- end process; end structure;

vhdl/tokenring.vhd	data: out std_logic_vector(N-1 downto 0)
tokenring.vhd A. Bentzon, 2012. BSc thesis, 'Mesochronous TDM-based Network-on-Chip'. Token ring for the read/write pointers in the FIFO buffers. See [Miro Panades & Greiner, 2007] library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all; entity tokenRing is generic( N: natural := 5; size of token ring default: natural := 1 default value of token ring ); port( clk: in std_logic; en: in std_logic;	<pre>data: Gut std_togic_vector(N-1 downto 0) ); end tokenRing; architecture behaviour of tokenRing is signal ring, ringNext: std_logic_vector(N-1 downto 0); begin data &lt;= ring; if enabled, rotate the token one place right ringNext &lt;= ring(0) &amp; ring(N-1 downto 1) when en = '1' else ring; process(clk, reset) begin if reset = '0' then ring &lt;= std_logic_vector(to_unsigned(default, N)); elsif clk'event and clk = '1' then ring &lt;= ringNext; end behaviour;</pre>
reset: in std_logic;	

vhdl/fullDetector.vhd signal and Sig: std\_logic\_vector(N-1 downto 0);
std\_logic; signal orSig: signal fullS : std logic; -- fulldetector.vhd -- A. Bentzon, 2012. BSc thesis, 'Mesochronous TDM-based Network-on-Chip'. constant ZEROS: std\_logic\_vector(N-1 downto 0) := (others => '0'); begin -- Full detector for the FIFO synchroniser. See [Miro Panades & Greiner, 2007].  $\texttt{andSig} \ <= \ \texttt{writeP} \ \textbf{and} \ \texttt{readP} \ ;$ library ieee; use ieee.std\_logic\_1164.all; use ieee.numeric\_std.all; orSig <= '0' when andSig = ZEROS else '1'; sync0Next <= orSig;</pre> sync1Next <= sync0; entity fullDetector is  $fulls \ll sync1;$ generic ( -- optimisation, see [Miro Panades et al, fig. 9] sync2Next <= fullS or writeEn; full <= sync2 and fullS; -- depth of FIFO N : integer := 5 ): port ( clk: in std logic; reset: in std logic; reset: in std\_logic; writeD: in std\_logic; writeP: in std\_logic\_vector(N-1 downto 0); readP: in std\_logic\_vector(N-1 downto 0); full: out std\_logic regProc: process(clk, reset) begin if reset = '0' then sync0 <= '0';sync1 <= '0';sync2 <= '0';end fullDetector: elsif clk' event and clk = '1' then sync0 <= sync0Next; architecture behaviour of fullDetector is sync1 <= sync1Next;</pre> sync2 <= sync2Next;</pre> end if: end process regProc; end behaviour;

Synchroniser for Mesochronous Networks

⊳

ъ

⊳

FIFO

emptydetector.vhd A. Bentzon, 2012. BSc thesis, 'Mesochronous TDM-based Network-on-Chip'.	
Implements an empty detector for the FIFO. See [Miro Panades & Greiner, 2007].	
<pre>library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;</pre>	
<pre>entity emptyDetector is generic(     N: natural := 5 );</pre>	
<pre>port( clk: in std_logic; reset: in std_logic; writeP: in std_logic_vector(N-1 downto 0); readP: in std_logic_vector(N-1 downto 0); empty: out std_logic_ ); end emptyDetector;</pre>	
architecture structure of emptyDetector is         synchronisation flip-flops         signal syncWriteP, syncWritePNext: std_logic_vector(N-1 downto 0);         synchronised write pointer         signal rotReadP: std_logic_vector(N-1 downto 0);         pointer	

vhdl/testFifo.vhd

-- testfifo.vhd -- A. Bentzon, 2012. BSc thesis, 'Mesochronous TDM-based Network-on-Chip'. -- Test bench for the FIFO buffer. library icee; use ieee.std\_logic\_l164.all; use ieee.numeric\_std.all; entity testFifo is end testFifo; architecture behaviour of testFifo is signal clkW: std\_logic := '0'; signal clkW: std\_logic := '1'; signal reset: std\_logic := '1'; signal writeEn, readEn, full, empty: std\_logic; signal dataW, dataR: std\_logic\_vector(3 downto 0); begin reset <= '0', '1' after 37 ns; clkW <= not clkW after 50 ns; clkR <= not clkR after 50 ns; dataW <= (others => 'Z'); fifo: entity work.fifo

<pre>signal rotSyncWriteP: std_logic_vector(N-1 downto 0); rotated synchronised write pointer signal andReadP: std_logic_vector(N-1 downto 0); ANDed read pointer signal andSig: std_logic_vector(N-1 downto 0); ANDed read and</pre>
write pointers
<pre>constant ZEROS: std_logic_vector(N-1 downto 0) := (others =&gt; '0');</pre>
<pre>begin syncWritePNext &lt;= writeP;</pre>
$ \begin{array}{llllllllllllllllllllllllllllllllllll$
rotSyncWriteP <= syncWriteP(N-2 downto 0) & syncWriteP(N-1); rotate one bit
andSig <= not syncWriteP and rotSyncWriteP and andReadP; AND with neighbouring bits and read pointer
$empty <= `0` when and Sig = ZEROS else `1`; \qquad OR the result$
regProc: process(clk, reset)
begin
if reset = '0' then
<pre>syncWriteP &lt;= (others =&gt; '0');</pre>
elsif clk'event and clk = '1' then
<pre>syncWriteP &lt;= syncWritePNext;</pre>
end if;
end process regProc;
and structure:

generic map(N=>5, W=>dataW'length)
port map(clkW=>clkW, clkR=>clkR, reset=>reset, writeEn=>writeEn, readEn=>
readEn, dataW=>dataW, dataR=>dataR, full=>full, empty=>empty);

wBehaviour: process is **variable** count: integer := 1; begin write  $En \ll 0$ ; dataW <= (others => 'Z'); wait until reset = '1' and clkW'event and clkW = '1'; while count <= 15 loop wait for 70 ns; if full = '1' then report "waiting\_to\_write\_to\_own\_FIFO..." severity note; wait until full = '0';else dataW <= std\_logic\_vector(to\_unsigned(count, dataW'length));
writeEn <= '1';</pre> wait until clkW' event and clkW = '1'; wait for 10 ns; writeEn <= '0'; dataW <= (others => 'Z');count := count + 1;end if; end loop; wait until empty = '1'; end process wBehaviour;

rBehaviour: process is

Code listings

**variable** count: integer := 1; begin readEn <= '0';wait until reset = '1' and clkR 'event and clkR = '1'; --report "waiting a little before reading from FIFO..." severity note; --wait until clkR 'event and clkR = '1'; --wait until clkR 'event and clkR = '1'; while count <= 15 loop wait for 10 ns; if empty = '1' then report "waiting\_to\_read\_from\_FIFO..." severity note; wait until empty = '0';

#### vhdl/fullDetectorImproved.vhd

-- emptydetector.vhd -- A. Bentzon, 2012. BSc thesis, 'Mesochronous TDM-based Network-on-Chip'. -- Improved full detector for the FIFO synchroniser (inverse of original empty detector). -- See [Miro Panades & Greiner, 2007]. library ieee; use ieee.std\_logic\_1164.all; use ieee.numeric\_std.all; entity fullDetectorImproved is generic ( N: natural ): ); port( clk: in std\_logic; --- write clock reset: in std\_logic; writeP: in std\_logic\_vector(N-1 downto 0); readP: in std\_logic\_vector(N-1 downto 0); full: out std\_logic ): end fullDetectorImproved; architecture structure of fullDetectorImproved is -- rotated synchronised read pointer

end if:	
readEn <= '1';	
wait until $clkR$ 'event and $clkR = '1'$ ;	
readEn <= '0';	
if not $dataR = std_logic_vector(to_unsigned(count, dataR'length))$ then	
report "whoa, read_something_unexpected_from_own_FIFO" severity warning;	
end if;	
count := count + 1;	
end loop;	
end process rBehaviour;	
end behaviour;	

vhdl	/gatedFifo.vhd	

vhdl/gatedFifo.vhd	use ieee.std_logic_1164.all;
gatedFifo.vhd A. Bentzon, 2012. BSc thesis, 'Mesochronous TDM-based Network-on-Chip'.	<pre>use ieee.numeric_std.all; entity gatedFifo is generic(</pre>
<ul> <li>FIFO buffer with clock gating.</li> <li>Write and read enable are implicitly turned on whenever the 'enable' signal is high.</li> <li>That is, when 'enable' is high, the producer is expected to continuously present data</li> <li>on the input, and the consumer is expected to read data on the output.</li> <li>For gating theory, [Arora, Fig. 2.26].</li> </ul>	<pre>N: integer := 5; W: integer := 35 ); port( clkW: in std_logic; clkR: in std_logic; reset: in std_logic; enable: in std_logic; enable signal for clock gating dataW: in std_logic_vector (W-1 downto 0);</pre>
library ieee;	dataR: <b>out</b> std_logic_vector (W-1 <b>downto</b> 0);

⊳

```
full: out std_logic;
empty: out std_logic
);
end gatedFifo;
architecture structure of gatedFifo is
signal clkWEn, gatedClkW: std_logic;
begin
clkWEn <= enable when clkW = '0' else clkWEn; -- latch</pre>
```

#### vhdl/testFifo gating.vhd

```
-- testfifo gating.vhd
-- A. Bentzon, 2012. BSc thesis, 'Mesochronous TDM-based Network-on-Chip'.
 -- Test bench for the clock-gated FIFO buffer.
library ieee;
use ieee.std logic_1164.all;
use ieee.numeric std.all:
use work.txt util.all;
entity testFifoGating is
end testFifoGating;
architecture behaviour of testFifoGating is
                      std_logic := '0';
std_logic := '1';
std_logic;
  signal clkW
  signal clkR:
  signal reset:
  signal full, empty: std_logic;
signal dataW, dataR: std_logic_vector(34 downto 0);
  signal valid :
                    std_logic;
begin
  reset <= '0', '1' after 137 ns;
  clkW \leq not clkW after 50 ns;
  clkR <= not clkR after 50 ns;
  valid <= '0' when dataW = (dataW'range=>'0') else '1'; -- data valid signal
  fifo: entity work.gatedFifo
    --generic map(N=>5, W=>dataW'length)
    port map(clkW=>clkW, clkR=>clkR, reset=>reset, enable=>valid, dataW=>dataW,
          dataR=>dataR, full=>full, empty=>empty);
  wBehaviour: process is
    variable i: integer := 1;
    variable j: integer := 0;
  begin
    dataW \ll (others \implies '0');
    wait until reset = '1' and clkW'event and clkW = '1';
    wait until clkW'event and clkW = '1';
    wait until clkW' event and clkW = 1'
    --wait until clkW'event and clkW = '1';
    --wait until clkW 'event and clkW = '1';
--wait until clkW 'event and clkW = '1';
    while i \leq 100 \log p
       j := 0;
       while j < 3 loop
        wait for 10 ns;
```

gatedClkW <= clkW and clkWEn; fifo: entity work.fifo generic map(N=>N, W=>W) port map(clkW=>gatedclkW, clkR=>clkR, reset=>reset, writeEn=>'1', readEn=>'1', dataW=>dataW, dataR=>dataR, full=>full, empty=>empty);

end structure;

if full = '1' thenreport "waiting\_to\_write\_to\_FIFO ... " severity note; wait until full = '0'; end if; dataW <= std\_logic\_vector(to\_unsigned(i, dataW'length));
wait until clkW'event and clkW = '1';</pre> i := i + 1;j := j + 1;end loop; dataW <= (others => '0');wait until clkW'event and clkW = '1'; wait until clkW' event and clkW = '1'; wait until clkW' event and clkW = '1'; wait until clkW'event and clkW = '1'; --wait until clkW'event and clkW = '1';end loop: wait until empty = '1'; end process wBehaviour; rBehaviour: process is **variable** count: integer := 1; begin wait until reset = '1' and clkR' event and clkR = '1'; --wait until clkR 'event and clkR = '1'; while count <= 100 loopwait for 10 ns; if empty = '1' or (dataR = (dataR'range => '0')) then report "waiting\_to\_read\_from\_FIFO..." severity note; wait until clkR event and clkR = '1'; next; end if; --wait until clkR 'event and clkR = '1'; --wait for 10 ns; if dataR /= std logic vector(to unsigned(count, dataR'length)) then if dataR = std logic vector (to unsigned (count -1, dataR' length)) then report "read\_old\_signal; clock\_gating\_enabled?" severity note; wait until clkR 'event and clkR = '1'; next;else report "whoa, \_read\_something\_unexpected\_from\_FIFO, \_expected\_count\_:=\_" & str(count) severity error; end if; else **report** "Read\_count\_:=\_" & str(count) & "\_as\_expected" severity note; end if: count := count + 1;wait until clkR 'event and clkR = '1'; end loop; end process rBehaviour; end behaviour;

**Code listings** 

# A.3 The Mesochronous Network

# vhdl/routerFifo.vhd

${\rm vhdl/routerFifo.vhd}$	prohitesture structure of reuterFife is
routerFifo.vhd A. Bentzon, 2012. BSc thesis, 'Mesochronous TDM-based Network-on-Chip'.	signal fifoOut: XbarPort; signal fifoFull, fifoEmpty: std_logic_vector(4 downto 0); begin
Mesochronous NoC router. Uses FIFOs to synchronise input signals to a standard router.	fifoGen: for i in 0 to 4 generate fifo:
<pre>library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all; use work.types.all;</pre>	<pre>entity work.fifo generic map(N=&gt;5, W=&gt;35) port map(clkW=&gt;clkNeighbour, clkR=&gt;clkLocal, reset=&gt;reset, writeEn=&gt;reset, readEn=&gt;reset, dataW=&gt;inPort(i), dataR=&gt;fifoOut(i), full=&gt;fifoFull(i), empty=&gt;fifoEmpty(i)</pre>
<pre>entity routerFifo is port ( clkLocal: in std_logic;     clkNeighbour: in std_logic;     reset: in std_logic;     inPort: in XbarPort;     outPort: out XbarPort</pre>	); end generate; router: entity work.router port map(clk=>ClkLocal, reset=>reset, inPort=>fifoOut, outPort=>outPort);
); end routerFifo;	end structure;
$vhdl/testRouter_fifo.vhd$	constant TEST VECTOR: testVectorType := (OUT_SOUTH, OUT_WEST, LINE_ZERO,
testrouter_fifo.vhd A. Bentzon, 2012. BSc thesis, 'Mesochronous TDM-based Network-on-Chip'.	<b>CONSTANT</b> OUT_NUM: outNumType := $(0, 1, 0, 0, 0, 2, 3)$ ; ports at which the above $f_{1}$ its are expected to arrive
Test bench for a mesochronous NoC router.	begin reset <= '0' '1' after 37 per
<pre>library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all; use work.types.all; use work.txt_util.all; entity testRouterFifo is end testRouterFifo;</pre>	<pre>clkW &lt;= not clkW after 50 ns; clkR &lt;= not clkR after 50 ns; clkR &lt;= not clkR after 50 ns; router: entity work.gatedRouterFifogatedRouterFifo port map(clkLocal=&gt;clkR, clkNeighbour=&gt;clkW, reset=&gt;reset, inPort=&gt;fifoIn, outPort=&gt;routerOut);</pre>
architecture behaviour of testRouterFifo is signal clkW: std_logic := '0'; signal clkR: std_logic := '1'; signal reset: std_logic; signal fifoIn, routerOut: XbarPort; 0 is SOUTH, 1 is WEST, 2 is NORTH, 3 is EAST, 4 is LOCAL test vectors	<pre>wataviou: process is variable outPort: integer; begin fifoIn &lt;= (others=&gt;(others=&gt;'0')); wait until reset = '1' and clkW'event and clkW = '1'; wait until clkW'event and clkW = '1';</pre>
<pre>constant OUT_NORTH: dataLine := "1100000000000000000000000000000000; constant OUT_EAST: dataLine := "110000000000000000000000000000000; constant OUT_SOUTH: dataLine := "1100000000000000000000000000000000000</pre>	<pre>for idx in 0 to TEST LENGTH-1 loop   report "Writing_with_idx_:=_" &amp; str(idx) severity note;   for i in 0 to 4 loop         apply test input         fifoIn &lt;= (others=&gt;LINE_ZERO);         fifoIn (i) &lt;= TEST_VECTOR(idx);         wait until clkW 'event and clkW = '1';</pre>
type outNumType is array(0 to TEST_LENGTH-1) of integer;	<pre>if TEST_VECTOR(idx) /= LINE_ZERO then     fifoIn(i) &lt;= FLIT_STOP or std_logic_vector(to_unsigned(i, 35));</pre>

else fifoIn(i) <= LINE\_ZERO; end if: wait until clkW' event and clkW = '1': end loop: end loop; fifoIn <= (others=>LINE ZERO); wait until reset = '1'; end process wBehaviour; rBehaviour: process is **variable** outPort: integer; begin wait until reset = '1' and clkR' event and clkR = '1'; wait until clkR 'event and clkR = '1'; -- one (and a half) period latency inherent in fifo wait until clkR 'event and clkR = '1'; -- two period latency due to pipeline in HPU wait until clkR 'event and clkR = '1'; wait until clkR 'event and clkR = '1'; for idx in 0 to TEST\_LENGTH-1 loop report "Reading\_with\_outNum\_:=\_" & str(OUT\_NUM(idx)) severity note; for i in 0 to 4 loop

```
-- check for correct output
        wait for 10 ns:
        if OUT NUM(idx) = i then
          outPort := 4; -- local output
        else
          outPort := OUT NUM(idx);
        end if ·
        if routerOut(outPort) /= (TEST VECTOR(idx)(34 downto 2) & "00") then
           report "Output_mismatch_header_flit._idx_:=_" & str(idx) & ",_i:=_" &
    str(i) & ",_outPort_:=_" & str(outPort) severity error;
        end if;
        wait until clkR 'event and clkR = '1';
        wait for 10 ns;
        wait for los;
if routerOut(outPort) /= (FLIT_STOP or std_logic_vector(to_unsigned(i,
35))) and TEST_VECTOR(idx) /= LINE_ZERO then
report "Output_mismatch_stop_flit.jdx_:=_" & str(idx) & ",_i:=_" &
str(i) & ",_outPort_:=_" & str(outPort) severity error;
        end if:
        wait until clkR 'event and clkR = '1';
     end loop;
   end loop;
   report "CONGRATULATIONS! If no failures, then all tests completed.
         successfully !" severity note;
  wait until reset = '1';
end process rBehaviour;
```

vhdl/testPleso.vhd

-- testPleso.vhd -- A. Bentzon, 2012. BSc thesis, 'Mesochronous TDM-based Network-on-Chip'. -- Test bench for a plesiochronous system. library ieee; use ieee.std logic 1164.all; use ieee.numeric\_std.all;  $\mathbf{use} \ \mathrm{work.types.} \mathbf{a\overline{l}l};$ use work.txt util.all; entity testPleso is end testPleso; architecture behaviour of testPleso is signal clkW: std logic := '0'; signal clkR: std logic := '0';signal reset: std\_logic; signal routerIn, routerOut: XbarPort; -- 0 is SOUTH, 1 is WEST, 2 is NORTH, 3 is EAST, 4 is LOCAL -- test vectors begin reset <= '0', '1' after 37 ns;

 $clkW \ll not clkW after 50 ns;$ 

end behaviour;

```
Clk: process is
  variable count: integer := 0;
  variable skew: integer := 0;
begin
  clkR \ll not clkR;
  wait for 50 ns;
  if count = 9 then
    wait for 1 ns;
    \verb"count" := 0;
    skew := skew + 1;
  else
    count := count + 1;
  end if;
end process Clk;
router:
entity work.routerFifo
  port map(clkLocal=>clkR, clkNeighbour=>clkW, reset=>reset, inPort=>routerIn,
       outPort=>routerOut);
wBehaviour: process is
                                                                                      Code
  variable sequence: integer := 0;
begin
  routerIn \ll (others =>(0'));
  wait until reset = '1' and clkW' event and clkW = '1';
                                                                                       listin
  loop
    routerIn(0) \ll OUT NORTH;
    wait until clkW'event and clkW = '1';
    routerIn (0) <= FLIT STOP or std logic vector(to unsigned(sequence, 35));
                                                                                      ĝ
```

```
sequence := sequence + 1;
wait until clkW'event and clkW = '1';
end process wBehaviour;
rBehaviour: process is
variable sequence: integer := 0;
begin
wait until reset = '1' and clkR'event and clkR = '1';
-- one (and a half) period latency inherent in fifo
wait until clkR'event and clkR = '1';
-- two period latency due to pipeline in HPU
wait until clkR'event and clkR = '1';
wait until clkR'event and clkR = '1';
bop
wait for 3 ns;
```

```
vhdl/gatedRouterFifo.vhd
```

-- gatedRouterFifo.vhd -- A. Bentzon, 2012. BSc thesis, 'Mesochronous TDM-based Network-on-Chip'. -- Mesochronous router with clock gating. library ieee; use ieee.std\_logic\_1164.all; use ieee.numeric\_std.all; use work.types.all; entity gatedRouterFifo is reset: in std logic; in XbarPort; inPort: out XbarPort outPort: ): end gatedRouterFifo;

if routerOut(2) /= (OUT NORTH(34 downto 2) & "00") then report "Received\_invalid\_header\_flit!\_Sequence\_is\_" & str(sequence) & " severity failure; end if; wait until clkR'event and clkR = '1'; wait for 3 ns; if routerOut(2) /= (FLIT STOP or std logic vector(to unsigned(sequence, 35) )) then report "Received\_invalid\_data\_flit!\_Sequence\_is\_" & str(sequence) & "." severity failure; end if; sequence := sequence + 1; wait until clkR 'event and clkR = '1'; end loop; end process rBehaviour; end behaviour;

signal fifoOut: XbarPort; signal fifoFull , fifoEmpty: std\_logic\_vector(4 downto 0); begin fifoGen: for i in 0 to 4 generate gatedFifo: entity work.gatedFifo generic map(N=>5, W=>35)port map(clkW=>ClkNeighbour, clkR=>ClkLocal, reset=>reset, enable=>inPort(i )(34), dataW=>inPort(i), dataR=>fifoOut(i), full=>fifoFull(i), empty=>fifoEmpty(i) ): end generate; gatedRouter: entity work.gatedRouter **port map**(clk=>clkLocal, reset=>reset, inPort=>fifoOut, outPort=>outPort);

architecture structure of gatedRouterFifo is

end structure;

# A.4 FPGA Implementation and Test

- fpgaTest.vhd

signal recvBuf, recvBufNext:

#### vhdl/fpgaTest.vhd

```
-- A. Bentzon, 2012. BSc thesis, 'Mesochronous TDM-based Network-on-Chip'.
-- FPGA test suite, proof-of-concept NoC router on FPGA
library ieee:
use ieee.std logic 1164.all;
use ieee, numeric std. all:
use work.types.all;
entity TestEnv is
 port (
            in std logic;
     clk:
           in std_logic;
in std_logic;
     reset .
     btnOk:
           in std_logic_vector(7 downto 0); -- switches
out std_logic_vector(7 downto 0); -- LEDs
out std_logic_vector(3 downto 0); -- Anodes
out std_logic_vector(7 downto 0) -- Cathodes
     sw:
     Led:
     an :
     seg:
end TestEnv;
architecture behaviour of TestEnv is
 constant NUM_PORTS: integer := 5;
                                         -- number of i/o ports
 -- Test bench diagnostics
 -- Number of sent/received flits
 signal numSent, numSentNext: integer range 0 to 200;
 type recvType is array(0 to NUM_PORTS) of integer range 0 to 200;
 signal numRecvd, numRecvdNext: recvType; -- received at each port + errors
 -- Control signals for FIFOs (data sent/recvd memory)
 type fifoInOutType is array (0 to NUM_PORTS-1) of dataLine;
 signal fifoIn, fifoOut: fifoInOutType
 signal fifoFull, fifoEmpty, fifoWen, fifoRen: std_logic_vector(0 to NUM_PORTS
      -1);
 -- Output to seven segment display on Nexys2 board
 signal displayData: std_logic_vector(15 downto 0);
 -- Test bench state machines
 type sendStateType is (idle, sendStart, sendStop, sendDone);
 type recvStateType is (idle, recvStart, recvStop);
 type recvStateTypeArray is array(0 to NUM_PORTS-1) of recvStateType;
 signal sendState, sendStateNext:
                                   sendStateType;
 signal sendDest, sendDestNext:
                                   integer range 0 to NUM_PORTS-1;
 signal sendOrg, sendOrgNext:
                                 integer range 0 to NUM PORTS-1;
 signal serial, serialNext:
                                 natural;
 signal sendHeader:
                             dataLine;
 signal recvState, recvStateNext:
                                   recvStateTypeArray;
```

XbarPort;

```
signal routerIn, routerOut;
                                       XbarPort: -- 0 is SOUTH, 1 is WEST, 2 is
      NORTH, 3 is EAST, 4 is LOCAL
 signal clkW, clkR, clkDiv, clkBufG, clk0Out, clkLockedOut: std logic;
 signal resetInv: std logic;
begin
 clkW <= clkDiv;
 clkR \leq not clkDiv:
 resetInv <= not reset;</pre>
 --Led \leq sw:
 Led <= (others => '0');
 -- decoder, numerical destination into header flit
 sendDestProc
 process (sendDest)
 begin
    case sendDest is
      when 0 \implies \text{sendHeader} \iff \text{OUT SOUTH};
      when 1 => sendHeader <= OUT WEST;
      when 2 => sendHeader <= OUT NORTH;
      when 3 => sendHeader <= OUT EAST;
      when others => sendHeader \langle = (others => '0');
    end case:
 end process sendDestProc;
 sendProc:
 process(sendState, numSent, sendOrg, sendDest, sendHeader, serial)
    variable fifoDest: integer range 0 to NUM PORTS-1;
 begin
    routerIn \ll (others \implies (others \implies '0'));
    fifoIn \ll (others \implies (others \implies '0'));
    fifoWen \leq= (others => '0');
    numSentNext <= numSent;
    sendOrgNext <= sendOrg;
    sendDestNext <= sendDest;
    serialNext <= serial;
    -- actual destination port
    if sendOrg = sendDest then
      fifoDest := 4;
    else
      fifoDest := sendDest;
    end if:
    case sendState is
      when idle =>
        sendStateNext <= sendStart;
      when sendStart =>
        routerIn(sendOrg) <= sendHeader;</pre>
        fifoIn (fifoDest) <= sendHeader (34 downto 2) & "00";
        fifoWen (fifoDest) <= '1';
        numSentNext <= numSent + 1;
        sendStateNext <= sendStop;</pre>
      when sendStop =>
        routerIn (sendOrg) <= (FLIT STOP or std logic vector (to unsigned (serial,
             35)));
```

## 58

**Code listings** 

```
fifoIn(fifoDest) <= (FLIT STOP or std logic vector(to unsigned(serial,
           35)));
      serialNext <= serial + 1;
      fifoWen(fifoDest) <= '1';
      numSentNext <= numSent + 1;
      sendStateNext <= sendDone;
    when sendDone =>
      if sendOrg = 4 then
        if sendDest = 3 then
          sendStateNext <= sendDone;
                                           -- done, remain in this state
         else
          sendDestNext \le sendDest + 1;
          sendOrgNext <= 0;
          sendStateNext <= sendStart;
        end if;
      else
        sendOrgNext <= sendOrg + 1;
        sendStateNext <= sendStart;
      end if;
  end case:
end process sendProc:
recvProc:
process(recvState, routerOut, numRecvd, fifoOut, recvBuf)
begin
  \overline{fifoRen} \ll (others \implies '0');
  numRecvdNext <= numRecvd;
  recvBufNext <= routerOut;
  -- generate state machines for every output port for i in recvState'range loop
    case recvState(i) is
      when idle =>
        if routerOut(i)(34) = '0' then
          recvStateNext(i) <= idle;
        else
          recvStateNext(i) <= recvStart;</pre>
        end if:
      when recvStart =>
        f\,i\,f\,o\,R\,e\,n\,(\,\,i\,)\ <=\ '\,1\ '\,;
         recvStateNext(i) <= recvStop;
        if recvBuf(i) = fifoOut(i) then
           -- match
          numRecvdNext(i) <= numRecvd(i) + 1;</pre>
        else
          numRecvdNext(5) \le numRecvd(5) + 1;
        end if:
      when recvStop =>
        fifoRen(i) <= '1';
        recvStateNext(i) <= idle;
        if recvBuf(i) = fifoOut(i) then
          -- match
          numRecvdNext(i) \le numRecvd(i) + 1;
        else
          numRecvdNext(5) \le numRecvd(5) + 1; -- count number of errors
        end if:
    end case;
  end loop;
end process recvProc;
process(clkW, reset)
begin
  if reset = '1' then
    numSent \leq 0;
```

sendState <= idle;</pre> sendOrg <= 0; $\operatorname{sendDest} <= 0;$ serial <= 1024;elsif clkW' event and clkW = '1' then numSent <= numSentNext; sendState <= sendStateNext; sendOrg <= sendOrgNext; sendDest <= sendDestNext; serial <= serialNext;</pre> end if: end process; process(clkR, reset) begin if reset = '1' then  $numRecvd \ll (others \implies 0);$ numRecvd(5)  $\leq 16$ ; -- just to see something in display for i in recvState 'range loop recvState(i) <= idle; end loop: --recvState <= (others => idle); generates spurious width mismatch warnings recvState <= (others => (others => '0')); elsif clkR' event and clkR = '1' then numRecvd <= numRecvdNext; recvState <= recvStateNext: recvBuf <= recvBufNext; end if end process: process(sw, numSent, numRecvd) begin displayData <= std\_logic\_vector(to\_unsigned(numSent, 8)) & "00000000"; -- inverse priority decoder -- depending on switches, show # of received flits at each port -- numRecvd(5) is # of errors for i in numRecvd'range loop if sw(i) = '1' then displayData(7 downto 0) <= std logic vector(to unsigned(numRecvd(i), 8)); end if: end loop; end process; -- 7-segment display display: entity work.sevseg port map(clk=>clkW, rst=>reset, val=>displayData, seg0=>"0000", seg1=>"0000" seg2=>"0000", seg3=>"0000" dp => "0000", wen = >'1', wendp => "0000", wenseg => "0000", useseg => '0', anout => an, wendp => "0000", wendp => "0000", anout => an, wendp => "0000", wendp => "0000", wendp => "0000", wenseg => "0000", anout => an, wendp => "0000", wendp => "0000", wendp => "0000", anout => an, wendp => "0000", wendp => "000", wendp => "000", wendp => "000", wendp => "000"ctout=>seg); -- DUT (router) router: entity work.routerFifo port map(clkLocal=>clkR, clkNeighbour=>clkW, reset=>resetInv, inPort=> routerIn , outPort=>routerOut); -- FIFOs to keep track of what has been sent fifoGen : for i in 0 to NUM PORTS-1 generate fifo:entity work.FIFO generic map(N=>10, w=>35) port map(clkW => clkW, clkR => clkR, reset => resetInv, writeEn => fifoWen(i),

readEn=>fifoRen(i),

⊳

4

П

PG

⊳

Implementation

and

Test

dataW=>fifoIn(i), dataR=>fifoOut(i), full=>fifoFull(i), empty=>fifoEmpty(i)
);
end generate;

-- DCM (clock divider). Xilinx IP

## vhdl/fpgaTestSim.vhd

-- fpgaTestSim.vhd -- A. Bentzon, 2012. BSc thesis, 'Mesochronous TDM-based Network-on-Chip'.

-- Wrapper used to simulate the FPGA test environment.

library ieee; use ieee.std\_logic\_1164.all; use ieee.numeric\_std.all;

entity TestEnvSim is
end TestEnvSim;

architecture structure of TestEnvSim is
 signal clk: std\_logic := '0';

DOM: entity work.ClockDivider port map (clkIn\_In=>clk, rst\_in=>reset, clkdv\_Out=>clkDiv, clkin\_Ibufg\_out=> clkBufG, clk0\_out=>clk0out, locked\_out=>clkLockedOut); end behaviour;

signal reset: std\_logic;

-- dummy signals signal Led, seg: std\_logic\_vector(7 downto 0); signal an: std\_logic\_vector(3 downto 0); begin reset <= '1', '0' after 537 ns; clk <= not clk after 20 ns;

clk <= not clk after 20 ns; testEnv:

entity work.TestEnv
port map(clk=>clk, reset=>reset, btnOk=>'0', sw=>(others=>'0'), Led=>Led, seg
=>seg);

end structure;

DCM:

 $_{\rm Appendix} \,\, B$ 

# Redacted synthesis reports

To save space, the reports generated by XST have been redacted to show only the relevant information. The full reports are available upon request.

# B.1 The Synchronous Network

synth/router.syr		Analyzing Entity <hpu> in library <work> (Architecture <struct>). Entity <hpu> analyzed. Unit <hpu> generated.</hpu></hpu></struct></work></hpu>		
Release 10.1 - xst K.31 (nt) Copyright (c) 1995-2008 Xilinx, Inc. All rights reserved. []		Analyzing Entity <xbar> in library <work> (Architecture <structure>). Entity <xbar> analyzed. Unit <xbar> generated.</xbar></xbar></structure></work></xbar>		
* HDL Analysis	*	* HDL Synthesis *		
Analyzing Entity <router> in library <work> (Architecture <struct>).         Entity <router> analyzed. Unit <router> generated.</router></router></struct></work></router>		Performing bidirectional <b>port</b> resolution		

<pre>Synthesizing Unit <hpu>. Related source file is "D:/Users/acb/Documents/I hpu.vhd". Found 4-bit register for signal <selint>. Summary: inferred 4 D-type flip-flop(s). Unit <hpu> synthesized. Synthesizing Unit <xbar>. Related source file is "D:/Users/acb/Documents/I xbar.vhd". Unit <xbar> synthesized.</xbar></xbar></hpu></selint></hpu></pre>	DTU/Bachelor/src/mesochronous	/ Design Statistics # IOs Cell Usage : # BELS # INV # LUT2 # LUT3 # LUT4 # LUT4 L # FlipFlops/Latches # FDC # Clock Buffers	$\begin{array}{ccccc} : & 352 \\ \vdots & 761 \\ \vdots & 1 \\ \vdots & 220 \\ \vdots & 150 \\ \vdots & 215 \\ \vdots & 175 \\ \vdots & 410 \\ \vdots & 410 \\ \vdots & 1 \end{array}$		
Synthesizing Unit <router>. Related source file is "D:/Users/acb/Documents/E router.vhd". Found 175-bit register for signal <hpuout>. Found 175-bit register for signal <xbarout>. Found 20-bit register for signal <xbarsel>.</xbarsel></xbarout></hpuout></router>	DTU/Bachelor/src/mesochronous	# BUFGP # IO Buffers # IBUF # OBUF Device utilization summary:	$\begin{array}{c} : 1 \\ : 351 \\ : 176 \\ : 175 \end{array}$		=
Summary: inferred 370 D-type flip-flop(s).					
Unit <router> synthesized.</router>		Number of Slices:	414	out of 8672 4%	
HDL Synthesis Report		Number of Slice Flip Flops: Number of 4 input LUTs: Number of IOs:	410 761 352	out of 17344 2% out of 17344 4%	
Macro Statistics # Registers 20-bit register 35-bit register	$ \begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	Number of bonded IOBs: Number of GCLKs:	352 1	out of 250 140% (*) out of 24 4%	
4-bit register	: 5	Timing Summary:			
		Speed Grade: -4			
* Advanced HDL Synthesis Loading device for application Rf Device from file :\Program Files (x86)\Xilinx\ISE.	* '3s1200e.nph' <b>in</b> environment (	Minimum period: 3.909ns (M Minimum input arrival time Maximum output required tim Maximum combinational path Timing Detail:	aximum Frequency before clock: 5 ne <b>after</b> clock: delay: No path	: 255.820MHz) 5.136ns 4.283ns found	
Advanced HDL Synthesis Report		All values displayed in nanos	econds (ns)		
Macro Statistics # Registers Flip-Flops	: 390 : 390	Timing constraint: Default pe Clock period: 3.909ns (frequ Total number of paths / des	riod analysis <b>fo</b> lency: 255.820MH tination ports:	r Clock 'clk' Hz) 1460 / 235	:
[]		Delay: 3.909ns Source: XbarSel 1 Destination: XbarOut ( Source Clock: clk risin	(Levels of Logic 10_1 (FF) 0_2 (FF)	: = 2)	
* Final Report	*	Destination Clock: clk risin	g		
Final Results       : router.ngr         RTL Top Level Output File Name       : router.ngr         Top Level Output File Name       : router         Output Format       : NGC         Optimization Goal       : Speed		Data Path: XbarSel_10_1 to : Cell:in->out fanout FDC:C->Q 18	KbarOut_0_2 Gate         Net           Delay         Delay           0.591         1.103	Logical Name (Net Name)  XbarSel_10_1 (XbarSel_10_1)	

62

Redacted synthesis reports
$\begin{array}{c} \operatorname{outPort}_{-0} - \operatorname{or0000}_{-9>9} \\ \text{LUT2: I1 } \rightarrow O \\ \text{XbarOutNext}_{-0>2} < 9> \end{array} ( 0.704  0.000  \text{xbar/outPort}_{-0} - \operatorname{or0000}_{-9>10} ( \\ \text{XbarOutNext}_{-0>2} < 9> ) \end{array}$	Total 3.	.909ns (2.307ns logic, 1.602ns route) (59.0% logic, 41.0% route)
FDC:D 0.308 XbarOut_0_9	[]	
$\mathrm{synth}/\mathrm{HPU}.\mathrm{syr}$	# Registers Flip-Flops	$\begin{array}{c} \cdot & 4 \\ \cdot & 4 \end{array}$
Release 10.1 - xst K.31 (nt) Copyright (c) 1995-2008 Xilinx, Inc. All rights reserved.		
[]	[]	
* HDL Analysis *	* Fina	al Report *
Analyzing Entity <hpu> in library <work> (Architecture <struct>). Entity <hpu> analyzed. Unit <hpu> generated.</hpu></hpu></struct></work></hpu>	Final Results RTL Top Level Output File Name Top Level Output File Name Output Format Optimization Goal	: HPU.ngr : HPU : NGC - Speed
* HDL Synthesis *	Keep Hierarchy	: NO
Performing bidirectional <b>port</b> resolution	Design Statistics # IOs	: 76
<pre>Synthesizing Unit <hpu>. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ hpu.vhd". Found 4-bit register for signal <selint>. Summary: inferred 4 D-type flip-flop(s). Unit <hpu> synthesized.</hpu></selint></hpu></pre>	Cell Usage : # BELS # INV # LUT2 # LUT3 # LUT4 # FlipFlops/Latches # FDC # Clock Buffers # BUFGP	: 48 : 1 : 9 : 30 : 8 : 4 : 4 : 1 : 1
HDL Synthesis Report	# IO Buffers # IBUF	: 75 : 36
Macro Statistics: 1 $\#$ Registers: 1 $4-$ bit register: 1	# OBUF Device utilization summary:	: 39
	Selected Device : 3s1200efg320-4	
* Advanced HDL Synthesis * Loading device for application Rf Device from file '3s1200e.nph' in environment C :\Program Files (x86)\Xilinx\ISE.	Number of Slices: Number of Slice Flip Flops: Number of 4 input LUTs: Number of IOs: Number of bonded IOBs: Number of GCLKs:	27 out of 8672 0% 4 out of 17344 0% 48 out of 17344 0% 76 76 1 out of 250 30% 1 out of 24 4%
Advanced HDL Synthesis Report		
Macro Statistics		

**B.1 The Synchronous Network** 

$\mathrm{synth}/\mathrm{Xbar.syr}$	
Release 10.1 - xst K.31 (nt) Copyright (c) 1995-2008 Xilinx, Inc. All rights reserved.	Design Statistics           # IOs         : 370           Cell Usage :         #           # BELS         : 525
* HDL Analysis *	#         LUT2         : 175           #         LUT4         : 350           #         IO Buffers         : 370           #         IPUF         : 105
Analyzing Entity <xbar> in library <work> (Architecture <structure>).         Entity <xbar> analyzed. Unit <xbar> generated.</xbar></xbar></structure></work></xbar>	$ \begin{array}{c}                                     $
[]	Device utilization summary:
* Final Report *	Selected Device : 3s1200efg320-4
Final Results         RTL Top Level Output File Name       : Xbar.ngr         Top Level Output File Name       : Xbar         Output Format       : NGC         Optimization Goal       : Speed         Keep Hierarchy       : NO	Number of Slices:         302 out of         8672 3%           Number of 4 input LUTs:         525 out of         17344 3%           Number of IOs:         370           Number of bonded IOBs:         370 out of         250 148% (*)           []        ]
${ m synth/gated} { m Router.syr}$	
Release 10.1 - xst K.31 (nt) Copyright (c) 1995-2008 Xilinx, Inc. All rights reserved. []	Synthesizing Unit <xbar>.         Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/         xbar.vhd".         Unit <xbar> synthesized.</xbar></xbar>
* HDL Analysis *	Synthesizing Unit <router>. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/</router>
Analyzing Entity <gatedrouter> in library <work> (Architecture <structure>).         Entity <gatedrouter> analyzed. Unit <gatedrouter> generated.         Analyzing Entity <router> in library <work> (Architecture <struct>).         Entity <router> analyzed. Unit <router> generated.</router></router></struct></work></router></gatedrouter></gatedrouter></structure></work></gatedrouter>	Found 175-bit register for signal <hpuout>. Found 175-bit register for signal <xbarout>. Found 20-bit register for signal <xbarsel>. Summary: informed 270 D type flip flop(s)</xbarsel></xbarout></hpuout>
$\begin{array}{llllllllllllllllllllllllllllllllllll$	Unit <router> synthesized.</router>
$\begin{array}{llllllllllllllllllllllllllllllllllll$	Synthesizing Unit <gatedrouter>. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ gatedRouter.vhd".</gatedrouter>
* HDL Synthesis *	<pre>WARNING: Xst: 737 - Found 1-bit latch for signal <ciken>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems. Found 1-bit register for signal <validsigout1>. Found 1-bit register for signal <validsigout2>.</validsigout2></validsigout1></ciken></pre>
Performing bidirectional <b>port</b> resolution	Summary: inferred 2 D-type flip-flop(s).
Synthesizing Unit <hpu>. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ hpu.vhd".</hpu>	Unit <gatedrouter> synthesized.</gatedrouter>
Found 4-bit register for signal <selint>. Summary:</selint>	HDL Synthesis Report
interred 4 D-type flip-flop(s). Unit <hpu> synthesized.</hpu>	Macro Statistics

Redacted synthesis reports

# Registers	:	18							
1-bit register		2			1000 6 800 4				
20-bit register	:	1		Selected Device : 3s	1200erg320-4				
35-bit register	:	10							
4-bit register	:	5		Number of Slices:		416	out of	8672	4%
# Latches	:	1		Number of Slice Fli	p Flops:	413	out of	17344	2%
1-bit latch	:	1		Number of 4 input L	UTs:	764	out of	17344	4%
				Number of IOs:		352			
				Number of bonded IO	Bs	352	out of	250	140% (*)
				Number of GCLKs:	20.	2	out of	24	8%
* Advanced	HDL Synthesis	*							
* Advanced		T.		[]					
Loading device for application Bf	Device from file '3s12(	0.e nph' in enviro	nment C	Timing Summary:					
:\Program Files (x86)\Xilinx	VISE.	in chille	nment o	Speed Grade: $-4$					
				Minimum period: 3	.909ns (Maximum Fr	equency	: 255.8	$20 \mathrm{MHz})$	
Advanced HDL Synthesis Report				Minimum input arr Maximum output re	ival time before cl quired time <b>after</b>	lock: { clock:	5.136 ns 4.283 ns		
Macro Statistics				Maximum combinati	onal path delay: N	path	found		
# Registers		392			· ·	•			
Flip-Flops		392		Timing Detail:					
# Latches		1							
1-bit latch		1		All values displayed	in nanoseconds (n	- )			
	•	1		All values displayed	in nanosceonus (n	•)			
				Timing constraint: D	Default period anal	vsis fo	r Clock	'clk'	
i []				Clock period: 2.10	2ns (frequency: 47	5.737MI	Hz)		
				Total number of pa	ths / destination	ports:	$2^{'}/2$		
* Fina	l Report	*		Delay :	2.102ns (Levels o	f Logic	= 1)		
				Source:	validSigOut2 (FF)	5	,		
Final Results				Destination:	clkEn (LATCH)				
BTL Top Level Output File Name	· gatedBouter ngr			Source Clock:	clk rising				
Top Level Output File Name	: gatedBouter			Destination Clock:	clk rising				
Output Esperat	. gateditouter			Destination Clock.	CIK HISHIG				
Output Format	. NGC				0 10 11 11 11				
Optimization Goal	: Speed			Data Path: validSig	gOut2 to cikEn				
Keep Hierarchy	: NO				Gate	Net			
				Cell: in ->out	fanout Delay	Delay	Logica	il Name	(Net Name)
Design Statistics									
# IOs	: 352			$FDP: C \rightarrow Q$	1 0.591	0.499	validS	igOut2	(validSigOut2)
				LUT2 : I1 ->O	1 0.704	0.000	gateEi	nable1 (	gateEnable)
Cell Usage :				LD 1:D	0.308		clkEn		
# BELS	: 766								
# INV	: 1			Total	2.102 ns	(1, 603)	ns logi	c. 0.49	9ns route)
# LUT2	222			1000	2.102113	(76.3%	logic	23.7%	route)
# LUT3	: 150					(10.07		20.170	
# IUT4	. 216								
# 1014 // IUD4 I	. 210			m			<u> </u>		G11.1.1
# LU14_L	: 1/5			11ming constraint: L	erault period anal	ysis fo	r Ulock	gated	UIKI '
# MUXF5	: 1			Clock period: 3.90	9ns (frequency: 25	5.820M	1z)		
# VCC	: 1			Total number of pa	ths / destination	ports :	1460 /	235	
# FlipFlops/Latches	: 413								
# FDC	: 410			Delay :	3.909ns (Levels o	f Logic	= 2)		
# FDP	: 2			Source:	router/XbarSel 7	L (FF)	-		
# LD 1	: 1			Destination :	router/XbarOut 4	34 (FÉ)			
# Clock Buffers	: 2			Source Clock:	gatedClk1 rising	、 - <i>)</i>			
# BUFG	. 2			Destination Clock:	gatedClk1 rising				
# IO Ruffers	. 250			Destination Clock:	Sateuoiki iisilig				
# 10 buffers	. 332				XI G I 7 1 4	(37)	o	0.4	
# IBUF	: 177			Data Path: router/	AbarSel_7_1 to rou	ter/Aba	arOut_4_	_34	
# OBUF	: 175				Gate	Net			
				Cell:in->out	fanout Delay	Delay	Logica	I Name	(Net Name)
Device utilization summary:				1					

FDC: C->Q	18	0.591	1.103	router/XbarSel_7_1 (router/	FDC:D	0.308	router/XbarOut_4_9
XbarSel 7 1)							
LUT4: I2 ->O	1	0.704	0.499	router/xbar/outPort 4 or0000 < 9 > 9 (	Total	3.909ns (2.3	07ns logic, 1.602ns route)
router/xbar/out	Port	4 or0000	< 9 > 9)			(59.0	0% logic, 41.0% route)
LUT2: I1 ->O	1	0.704	0.000	router/xbar/outPort 4 $or0000 < 9 > 10$ (			
router/XbarOutN	ext <	4 > < 9 >)			[]		

### **B.2** A FIFO Synchroniser for Mesochronous Networks

synth/fifo.syr Synthesizing Unit <fullDetector >. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ fulldetector.vhd" Release 10.1 - xst K.31 (nt) Found 1-bit register for signal <sync0>. Copyright (c) 1995-2008 Xilinx, Inc. All rights reserved. Found 1-bit register for signal <sync1>. Found 1-bit register for signal <sync2>. [...] Summary: inferred 3 D-type flip-flop(s). Unit <fullDetector> synthesized. HDL Analysis Analyzing generic Entity <fifo> in library <work> (Architecture <structure>). Synthesizing Unit <emptyDetector>. N = 5Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ W = 35emptydetector.vhd". Entity <fifo> analyzed. Unit <fifo> generated. Found 5-bit register for signal <syncWriteP>. Summary: inferred 5 D-type flip-flop(s). Analyzing generic Entity <tokenRing.1> in library <work> (Architecture <br/> <br/>behaviour >). Unit <emptyDetector> synthesized. N = 5default = 3Entity <tokenRing.1> analyzed. Unit <tokenRing.1> generated. Synthesizing Unit < fifo >. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ Analyzing generic Entity <tokenRing.2> in library <work> (Architecture <behaviour fifo.vhd". >).N = 5 Found 175-bit register for signal < dataBuf >. Summary: default = 12inferred 175 D-type flip-flop(s). Entity <tokenRing.2> analyzed. Unit <tokenRing.2> generated. Unit <fifo> synthesized. Analyzing generic Entity <fullDetector> in library <work> (Architecture < behaviour >). N = 5HDL Synthesis Report Entity <fullDetector > analyzed, Unit <fullDetector > generated, Macro Statistics Analyzing generic Entity <emptyDetector> in library <br/> <br/> (Architecture < # Registers : 11 structure >). N = 51-bit register : 3 35-bit register Entity <emptyDetector> analyzed. Unit <emptyDetector> generated : 5 5-bit register : 3 HDL Synthesis Advanced HDL Synthesis Performing bidirectional port resolution ...  ${\tt Synthesizing Unit < tokenRing\_1>}.$ Loading device for application Rf Device from file '3s1200e.nph' in environment C :\Program Files (x86)\Xilinx\ISE. tokenring.vhd" Found 5-bit register for signal <ring >. Advanced HDL Synthesis Report Unit <tokenRing\_1> synthesized. Macro Statistics # Registers : 193  ${\tt Synthesizing Unit < tokenRing 2>}.$ Flip-Flops : 193 Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ tokenring.vhd". Found 5-bit register for signal <ring >. Unit <tokenRing\_2> synthesized. [...]

B.2 A F

IFO

Synchroniser

for Mesochronous

Networks

		Maximum combinational path delay: 8.378 ns
* Fina	al Report	* Timing Detail:
Final Results RTL Top Level Output File Name Top Level Output File Name	: fifo.ngr : fifo	All values displayed in nanoseconds (ns)
Output Format	: NGC	Timing anothering Default period and lucia for
Keep Hierarchy	: Speed : NO	Clock period: 5.300ns (frequency: 188.674M Total number of paths / destination ports:
Design Statistics		
# IOs Cell Usage : # BELS # GND	: 77 : 265 : 1	Delay: 5.300ns (Levels of Logic Source: fullDet/sync1 (FF) Destination: dataBuf_0_0 (FF) Source Clock: clkW rising Destination Clock: clkW rising
# INV	: 1	Destination Clock. Cikw Histing
$ \begin{array}{c} \# & LUT2 \\ \# & LUT2\_L \end{array} $	: 17 : 1	Data Path: fullDet/sync1 to dataBuf_0_0 Gate Net
# LUT3	: 57	Cell: in->out fanout Delay Delay
# LUT4 # LUT4_D # LUT4_D # MUXF5 # FlipFlops/Latches	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
# FDC	: 8	FDCE:CE 0.555
# FDCE	: 183	
# FDPE # Clock Buffers # BUFGP	: 5 : 2 : 2	Total 5.300ns (2.554 (48.2%
# IO Buffers # IBUF # OBUF	: 75 : 38 : 37	Timing constraint: Default period analysis for Clock period: 5.223ns (frequency: 191.461M Total number of paths / destination ports:
Device utilization summary:		Delay: 5.223ns (Levels of Logic Source: readP/ring_1_1 (FF) Destination: readP/ring_2 (FF)
Selected Device : $3s1200efg320-4$		Source Clock: clkR rising Destination Clock: clkR rising
Number of Slices: Number of Slice Flip Flops: Number of 4 input LUTa:	167 out of 8672 1% 196 out of 17344 1%	Data Path: readP/ring_1_1 to readP/ring_2
Number of IOs:	77	Cell: in->out fanout Delay Delay
Number of bonded IOBs:	77 out of 250 30%	
Number of GCLKs:	2 out of 24 8%	$ \begin{array}{ c c c c c c } FDCE:C->Q & 2 & 0.591 & 0.622 \\ LUT2\_L:10->LO & 1 & 0.704 & 0.104 \\ \hline \end{array} $
[]		$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
Timing Summary:		$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Speed Grade: -4		Total 5.223 ns (3.258 (62.4%
Minimum period: 5.300ns (Maxim Minimum input arrival time be Maximum output required time a	um Frequency: 188.674MHz) fore clock: 5.983ns after clock: 10.166ns	[]

All values displayed in nanoseconds (ns)Timing constraint: Default period analysis for Clock 'clkW' Clock period: 5.300ns (frequency: 188.674MHz) Total number of paths / destination ports: 722 / 188Delay:5.300ns (Levels of Logic = 2) fullet/sync1 (FF) Destination: dataBuf_0_0 (FF) Source Clock: ckW risingData Path: fullDet/sync1 to dataBuf_0_0 Gate	'iming Detail:				
$\begin{array}{rllllllllllllllllllllllllllllllllllll$	All values displayed	in nanose	conds (n	s)	
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	liming constraint: D Clock period: 5.300 Total number <b>of</b> pa	efault per ons (freque ths / dest	iod anal ency: 18 ination	ysis <b>fo</b> 8.674MH ports:	r Clock 'clkW' Hz) 722 / 188
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Delay: Source: Destination: Source Clock: Destination Clock:	5.300ns ( fullDet/sy dataBuf_0 clkW risir clkW risir	Levels o ync1 (FF _0 (FF) <sup>1</sup> g	f Logic )	= 2)
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Data Path: fullDet	sync1 to	dataBuf_(	0_0	
$ \begin{array}{c cccc} \hline FDC:C->Q & 3 & 0.591 & 0.566 & fullDet/sync1 (fullDet/sync1 (fullDet/sync1) (fullDet/sync1 (fullDet/sync1 (fullDet/sync1) (fullDet/sync1 (fullDet/sync1) (fullDet/sync1 (fu$	Cell: in ->out	fanout	Gate Delay	Net Delay	Logical Name (Net Name)
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	FDC: C->Q LUT3: 12 ->O LUT3: 12 ->O dataBuf_4_ FDCE: CE	3 10 35 and0000)	$0.591 \\ 0.704 \\ 0.704 \\ 0.555$	$0.566 \\ 0.917 \\ 1.263$	fullDet/sync1 (fullDet/sync1) writeEnInt1 (writeEnInt) dataBuf_4_and00001 ( dataBuf_4_0
$ \begin{array}{c} \mbox{Total} & 5.300{\rm ns}~(2.554{\rm ns}~logic,~2.746{\rm ns}~route) \\ & (48.2\%~logic,~51.8\%~route) \\ \hline & (51.8\%~route) \\ \hline & ($					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Total		5.300 ns	(2.554) (48.2%)	ns logic, 2.746ns route) logic, 51.8% route)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	'iming constraint: D Clock period: 5.223 Total number of pa Delay: Source: Destination:	efault per sns (freque ths / dest 5.223ns ( readP/ring readP/ring	iod anal ency: 19 ination Levels $\mathbf{o}$ $-\frac{1}{2}$ (FF)	ysis <b>fo</b> 1.461MH ports: <b>f</b> Logic F)	<b>r</b> Clock 'clkR' Iz) 144 / 16 = 3)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Source Clock:	clkR risir	ig (FF)		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Destination Clock:	clkR risir	ı g		
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Data Path: $readP/ri$	$ng_1_1 to$	readP/ri Gate	ng_2 Net	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Cell: in ->out	fanout	Delay	Delay	Logical Name (Net Name)
Total 5.223 ns (3.258 ns logic, 1.965 ns route) (62.4% logic, 37.6% route)	$      FDCE: C \rightarrow > Q \\ LUT2\_L: 10 \rightarrow > LO \\ LUT4\_13 \rightarrow > O \\ LUT4: 12 \rightarrow > O \\ FDPE: CE $	2 1 2 8	$\begin{array}{c} 0.591 \\ 0.704 \\ 0.704 \\ 0.704 \\ 0.555 \end{array}$	$\begin{array}{c} 0.622 \\ 0.104 \\ 0.482 \\ 0.757 \end{array}$	readP/ring_1_1 (readP/ring_1_1) emptyDet/empty71_SW0_SW0 (N48) emptyDet/empty71_SW0 (N46) dataR<0>310_1 (dataR<0>310) readP/ring_2
	Total		5.223 ns	(3.258 (62.4%	ns logic, 1.965ns route) logic, 37.6% route)

Redacted synthesis reports

synth/tokenring.syr		
	Macro Statistics	
$\mathbf{P}_{\mathbf{r}} = \mathbf{P}_{\mathbf{r}} = \mathbf{P}_{\mathbf{r}} + $	# Registers	: 5
Copyright (c) 1905 - 2008 Xiliny Inc. All rights reserved	Flip-Flops	: 5
copyright (c) 1000-2000 Allinx, inc. All rights reserved.		
[]		
(···)		
	[] []	
* HDL Analysis *		
	Fins	al Beport *
Analyzing generic Entity <tokenring> in library <work> (Architecture <behaviour>)</behaviour></work></tokenring>		# Teport #
N - 5	Final Results	
default = 1	RTL Top Level Output File Name	: tokenRing.ngr
Entity <tokenring> analyzed. Unit <tokenring> generated.</tokenring></tokenring>	Top Level Output File Name	: tokenRing
	Output Format	: NGC
	Optimization Goal	: Speed
	Keep Hierarchy	: NO
* HDL Synthesis *		
	Design Statistics	
	# IOs	: 8
Performing bidirectional <b>port</b> resolution		
	Cell Usage :	
Synthesizing Unit <tokenring>.</tokenring>	# BELS	
Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/	# INV	: 1
tokenring.vhd".	# FlipFlops/Latches	: 5
Found 5-bit register for signal $\langle ring \rangle$ .	# FDCE	: 4
Unit <tokenring> synthesized.</tokenring>	# FDFE	. 1
	# CIOCK BUILEIS	. 1
	# IO Buffers	
		. 2
HDL Synthesis Report	# OBUE	: 5
Magna Statistics		
# Boristors 1		
# Register · 1	Device utilization summary:	
	Selected Device : 3s1200efg320-4	
	Number of Slices	3 out of 8672 0%
* Advanced HDL Synthesis *	Number of Slice Elip Elepsi	5 out of $17344$ 0%
	Number of 4 input LUTs:	1 out of 17344 0%
Ledie denie for estimation Df Denie from file (2-1200, est) is environment C	Number of IOs:	8
Loading device for application Rf Device from file '3s1200e.npn' in environment C	Number of bonded IOBs:	8 out of 250 3%
:\Frogram Files (x80)\Allfix\l5E.	Number of GCLKs:	1 out of 24 4%
		/-
Advanced HDL Synthesis Report	[]	
synth/tullDetector.syr	N = 5	
	Entity <fulldetector> analyzed. U</fulldetector>	Unit <fulldetector> generated.</fulldetector>
Belease $10.1 - xst K.31$ (nt)		-
Copyright (c) 1995-2008 Xilinx, Inc. All rights reserved.		
[]	HDL S	Synthesis *

\*

69

 Analyzing generic Entity <fullDetector> in library <work> (Architecture < behaviour>).

HDL Analysis

\*

Performing bidirectional **port** resolution ...

Synthesizing Unit <fullDetector >.

Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ fulldetector.vhd". Found 1-bit register for signal <sync0>. Found 1-bit register for signal <sync1>. Found 1-bit register for signal <sync2>. Summary: inferred 3 D-type flip-flop(s). Unit <fulldetector> synthesized.</fulldetector></sync2></sync1></sync0>	Final Results         RTL Top Level Output File Name       : fullDetector.ngr         Top Level Output File Name       : fullDetector         Output Format       : NGC         Optimization Goal       : Speed         Keep Hierarchy       : NO         Design Statistics       #         # IOs       : 14
HDL Synthesis Report	Cell Usage :
Macro Statistics           # Registers         : 3           1-bit register         : 3	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
* Advanced HDL Synthesis *	$\begin{array}{ccccccc} \# & {\rm Clock \ Buffers & : \ 1} \\ \# & {\rm BUFGP & : \ 1} \\ \# & {\rm I0 \ Buffers & : \ 13} \\ \# & {\rm IBUF & : \ 12} \\ \# & {\rm OBUF & : \ 1} \end{array}$
Loading device for application Rf Device from file '3s1200e.nph' in environment C :\Program Files (x86)\Xilinx\ISE.	Device utilization summary:
Advanced HDL Synthesis Report	
Macro Statistics         # Registers       : 3         Flip-Flops       : 3	Number of Slices:     3 out of     8672     0%       Number of Slice Flip Flops:     3 out of     17344     0%       Number of 4 input LUTs:     6 out of     17344     0%
[]	Number of bonded IOBs: 14 out of 250 5% Number of GCLKs: 1 out of 24 4%
* Final Report *	[]
$\operatorname{synth}/\operatorname{emptyDetector.syr}$	Synthesizing Unit comptyDetector >
Release 10.1 - xst K.31 (nt) Copyright (c) 1995-2008 Xilinx, Inc. All rights reserved.	Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ emptydetector.vhd". Found 5-bit register for signal <syncwritep>.</syncwritep>
	inferred 5 D-type flip-flop(s). Unit <emptydetector> synthesized.</emptydetector>
* HDL Analysis *	
<pre>Analyzing generic Entity <emptydetector> in library <work> (Architecture &lt; structure&gt;). N - 5</work></emptydetector></pre>	HDL Synthesis Report
Entity <pre><emptydetector> analyzed. Unit <emptydetector> generated.</emptydetector></emptydetector></pre>	Macro Statistics       # Registers     : 1       5-bit register     : 1
* HDL Synthesis *	
Performing bidirectional port resolution	Advanced HDL Synthesis *

Redacted synthesis reports

oading device <b>for</b> application R	f Device from <b>file</b> '3s1200e.nph' <b>in</b> environmen	$t C \parallel \# INV$	: 10			
:\Program Files (x86)\Xilinx	VISE.	# LUT2	: 2			
. ( 8	(	# LUT3	: 3			
		# LUT4	: 2			
dvanced HDL Synthesis <b>Report</b>		# MUXF5	: 2			
		# FlipFlops/Latches	: 5			
acro Statistics		# FDC	: 5			
Registers	: 5	# Clock Buffers	: 1			
lip-Flops	: 5	# BUFGP	: 1			
1 1		# IO Buffers	: 12			
		# IBUF	: 11			
		# OBUF	: 1			
]						
		Device utilization summary:				
Fina	al Report *					
inal Results		Selected Device : 3s1200efg320-4				
TL Top Level Output File Name	: emptyDetector.ngr					
p Level Output File Name	: emptyDetector	Number of Slices:	4	out of	8672	0%
itput Format	: NGC	Number of Slice Flip Flops:	5	out of	17344	0%
otimization Goal	: Speed	Number of 4 input LUTs:	8	out of	17344	0%
ep Hierarchy	: NO	Number of IOs:	13			
		Number of bonded IOBs:	13	out of	250	5%
esign Statistics		IOB Flip Flops:	5			
IOs	: 13	Number of GCLKs:	1	out of	24	4%
		11				

### synth/gatedFifo.syr

${ m synth/gatedFifo.syr}$	${\tt Entity} \ {\tt } \ {\tt analyzed} \ . \ {\tt Unit} \ {\tt } \ {\tt generated} \ .$
Release 10.1 - xst K.31 (nt) Copyright (c) 1995-2008 Xilinx, Inc. All rights reserved.	Analyzing generic Entity <fulldetector> in library <work> (Architecture &lt; behaviour&gt;). N = 5 Entity <fulldetector> analyzed. Unit <fulldetector> generated.</fulldetector></fulldetector></work></fulldetector>
* HDL Analysis * Analyzing generic Entity <gatedfifo> in library <work> (Architecture <structure>)</structure></work></gatedfifo>	Analyzing generic Entity <emptydetector> in library <work> (Architecture &lt; structure&gt;). N = 5 Entity <emptydetector> analyzed. Unit <emptydetector> generated.</emptydetector></emptydetector></work></emptydetector>
$\label{eq:N} \begin{array}{l} N=5\\ W=35\\ \textbf{Entity} < gatedFifo> \ analyzed . \ Unit < gatedFifo> \ generated . \end{array}$	+ HDL Synthesis *
Analyzing generic Entity <fifo> in library <work> (Architecture <structure>). N = 5 W = 35 Entity <fifo> analyzed. Unit <fifo> generated.</fifo></fifo></structure></work></fifo>	Performing bidirectional <b>port</b> resolution Synthesizing Unit <tokenring_1>.</tokenring_1>
Analyzing generic Entity <tokenring.1> in library <work> (Architecture <behaviour>). N = 5</behaviour></work></tokenring.1>	Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ tokenring.vhd". Found 5-bit register for signal <ring>. Unit <tokenring_1> synthesized.</tokenring_1></ring>
derault = 3 Entity <tokenring.1> analyzed. Unit <tokenring.1> generated. Analyzing generic Entity <tokenring.2> in library <work> (Architecture <behaviour< td=""><td>Synthesizing Unit <tokenring_2>. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/</tokenring_2></td></behaviour<></work></tokenring.2></tokenring.1></tokenring.1>	Synthesizing Unit <tokenring_2>. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/</tokenring_2>
$ \begin{array}{c} & & \\ & & \\ & & \\ N = 5 \\ default = 12 \end{array} $	tokenring.vhd". Found 5-bit <b>register for signal</b> <ring>. Unit <tokenring_2> synthesized.</tokenring_2></ring>

T

	# Registers	: 193
	Flip – Flops	: 193
Synthesizing Unit <fulldetector>.</fulldetector>	# Latches	: 1
Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/	1-bit latch	: 1
fulldetector.vhd".		
Found 1-bit <b>register for signal</b> <sync0>.</sync0>		
Found 1-bit register for signal (syncl)		
Found 1 bit register for signal (synct).	r 1	
cound 1-bit register for signal <sync2>.</sync2>	1]	
Summary :		
inferred 3 D-type flip-flop(s).		
Unit <fulldetector> synthesized.</fulldetector>	* Fina	l Report *
	Final Results	
Synthesizing Unit <emptydetector>.</emptydetector>	RTL Top Level Output File Name	: gatedFifo.ngr
Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/	Top Level Output File Name	; gatedFifo
emptydetector, vhd".	Output Format	: NGC
Found 5-bit register for signal /syncWriteP>	Ontimization Goal	: Speed
Commenter of the register for signal (synewriter ).	Vere Hissorbe	NO
Summary:	Reep Hierarchy	: NO
interred 5 $D$ -type flip -flop(s).		
Unit <emptydetector> synthesized.</emptydetector>	Design Statistics	
	# IOs	: 76
Synthesizing Unit <fifo>.</fifo>	Cell Usage :	
Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/	# BELS	: 151
fifo.vhd".	# GND	: 1
Found 175 bit pogiston for signal <databuf></databuf>	# UNV	. 1
Commente de la register for signar (databar).	# IUT0	
Summary:	# LU12	: 3
interred 175 D-type flip-flop(s).	# LU13	: 23
Unit <fifo> synthesized.</fifo>	# LUT4	: 119
	# LUT4_D	: 1
	$\#$ LUT4_L	: 1
Synthesizing Unit <gatedfifo>.</gatedfifo>	# MUXF5	: 1
Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/	# VCC	: 1
gated Fifo whd"	# FlipFlops/Latches	. 195
WARNING Vat 727 Found 1 bit latch for signal call WERN Latches may be generated	# FDC	
And the second	# FDCF	. 199
from incomplete case of it statements, we do not recommend the use of	# FDCE	: 182
latches in FPGA/CPLD designs, as they may lead to timing problems.	# FDPE	: 4
Unit <gatedfifo> synthesized.</gatedfifo>	# LD_1	: 1
	# Clock Buffers	: 3
	# BUFG	: 2
	# BUFGP	: 1
HDL Synthesis Report	# IO Buffers	: 75
	# IBUE	38
Macro Statistics	# OBUE	37
A Degistaria (11	# 0B0F	. 01
+ itegisters : 11		
i bit register : 5		
30-Dit register : 5	Device utilization summary:	
5-bit register : 3		
# Latches : 1		
1-bit latch : 1		
	Selected Device : 3s1200efg320-4	
	Selected Device : 3s1200efg320-4	
	Selected Device : 3s1200efg320-4 Number of Slices:	115 out of 8672 1%
	Selected Device : 3s1200efg320-4 Number of Slices: Number of Slice Flip Flops:	115 out of 8672 1% 194 out of 17344 1%
	Selected Device : 3s1200efg320-4 Number of Slices: Number of Slice Flip Flops: Number of 4 input LUTs:	115 out of 8672 1% 194 out of 17344 1% 148 out of 17344 0%
Advanced HDL Synthesis	Selected Device : 3s1200efg320-4 Number of Slices: Number of Slice Flip Flops: Number of 4 input LUTs: Number of IOs:	115         out of         8672         1%           194         out of         17344         1%           148         out of         17344         0%           76         76         76
* Advanced HDL Synthesis *	Selected Device : 3s1200efg320-4 Number of Slices: Number of Slice Flip Flops: Number of 4 input LUTs: Number of IOs: Number of Device UOBs:	115         out of         8672         1%           194         out of         17344         1%           148         out of         17344         0%           76         out of         250         30%
* Advanced HDL Synthesis *	Selected Device : 3s1200efg320-4 Number of Slices: Number of Slice Flip Flops: Number of 4 input LUTs: Number of IOs: Number of bonded IOBs:	115         out of         8672         1%           194         out of         17344         1%           148         out of         17344         0%           76         76         30%
* Advanced HDL Synthesis *	Selected Device : 3s1200efg320-4 Number of Slices: Number of Slice Flip Flops: Number of 4 input LUTs: Number of IOs: Number of bonded IOBs: IOB Flip Flops:	115         out of         8672         1%           194         out of         17344         1%           148         out of         17344         0%           76         out of         250         30%           1         t         f         24         16%
* Advanced HDL Synthesis * Loading device for application Rf Device from file '3s1200e.nph' in environment C	Selected Device : 3s1200efg320-4 Number of Slices: Number of Slice Flip Flops: Number of 4 input LUTs: Number of IOs: Number of bonded IOBs: IOB Flip Flops: Number of GCLKs:	115       out of       8672       1%         194       out of       17344       1%         148       out of       17344       0%         76       76       30%         1       0       3       out of       24
* Advanced HDL Synthesis * Loading device for application Rf_Device from file '3s1200e.nph' in environment C :\Program Files (x86)\Xilinx\ISE.	Selected Device : 3s1200efg320-4 Number of Slices: Number of Slice Flip Flops: Number of 4 input LUTs: Number of IOs: Number of bonded IOBs: IOB Flip Flops: Number of GCLKs:	115       out of       8672       1%         194       out of       17344       1%         148       out of       17344       0%         76       out of       250       30%         1       3       out of       24       12%
* Advanced HDL Synthesis * Loading device for application Rf_Device from file '3s1200e.nph' in environment C :\Program Files (x86)\Xilinx\ISE.	Selected Device : 3s1200efg320-4 Number of Slices: Number of Slice Flip Flops: Number of 4 input LUTs: Number of IOs: Number of bonded IOBs: IOB Flip Flops: Number of GCLKs: []	115       out of       8672       1%         194       out of       17344       1%         148       out of       17344       0%         76       out of       250       30%         1       3       out of       24       12%
* Advanced HDL Synthesis * Loading device for application Rf_Device from file '3s1200e.nph' in environment C :\Program Files (x86)\Xilinx\ISE.	Selected Device : 3s1200efg320-4 Number of Slices: Number of Slice Flip Flops: Number of 4 input LUTs: Number of IOs: Number of bonded IOBs: IOB Flip Flops: Number of GCLKs: []	115       out of       8672       1%         194       out of       17344       1%         148       out of       17344       0%         76       76       0       30%         1       3       out of       24       12%
* Advanced HDL Synthesis * Loading device for application Rf_Device from file '3s1200e.nph' in environment C .\Program Files (x86)\Xilinx\ISE. Advanced HDL Synthesis Report	Selected Device : 3s1200efg320-4 Number of Slices: Number of Slice Flip Flops: Number of 4 input LUTs: Number of IOs: Number of bonded IOBs: IOB Flip Flops: Number of GCLKs: [] Timing Summary:	115       out of       8672       1%         194       out of       17344       1%         148       out of       17344       0%         76       out of       250       30%         1       3       out of       24       12%
* Advanced HDL Synthesis * Loading device for application Rf_Device from file '3s1200e.nph' in environment C :\Program Files (x86)\Xilinx\ISE. Advanced HDL Synthesis Report	Selected Device : 3s1200efg320-4 Number of Slices: Number of Slice Flip Flops: Number of 4 input LUTs: Number of IOs: Number of bonded IOBs: IOB Flip Flops: Number of GCLKs: [] Timing Summary:	115       out of       8672       1%         194       out of       17344       1%         148       out of       17344       0%         76       out of       250       30%         1       3       out of       24       12%

Minimum	period: 5.190ns (Maximum Frequency: 192.678MHz)
Minimum	input arrival time before clock: 2.159 ns
Maximum	output required time after clock: 14.904ns
Maximum	combinational path delay: No path found

#### Timing Detail:

All values displayed in nanoseconds (ns)  $% \left( {\left( {n_{x}} \right)^{2}} \right)$ 

Timing constraint: Default period analysis **for** Clock 'clkR' Clock period: 5.190ns (frequency: 192.678MHz) Total number **of** paths / destination ports: 114 / 12

Delay:	$5.190\mathrm{ns}$ (Levels of Logic = 3)
Source:	fifo/readP/ring 3 (FF)
Destination :	fifo/readP/ring 4 (FF)
Source Clock:	clkR rising
Destination Clock:	clkR rising

#### Data Path: fifo/readP/ring\_3 to fifo/readP/ring\_4

Cell: in -> out	fanout	Gate Delay	Net Delay	Logical Name (Net Name)
FDPE:C->Q	6	0.591	0.704	fifo/readP/ring_3 (fifo/readP/
$LUT3: I2 \rightarrow O$ /empty9)	1	0.704	0.455	fifo/emptyDet/empty9 (fifo/emptyDet
$\begin{array}{c} \text{LUT4}\_\text{D}:\text{I2}=>\text{LO}\\ \text{LUT4}:\text{I3}=>\text{O} \end{array}$	$1 \\ 6$	$\begin{array}{c} 0.704\\ 0.704 \end{array}$	$\begin{array}{c} 0.104\\ 0.669 \end{array}$	fifo/emptyDet/empty35 (N115) fifo/readEnInt1 (fifo/readEnInt)

I DI E. CE		0.555		fifo/readP/ring_2			
Total	5.190 ns			 ns (3.258ns logic, 1.932ns route) (62.8% logic, 37.2% route)			
Timing constraint: D Clock period: 3.92 Total number of pa	efault per 1ns (frequ ths / dest	iod anal ency: 25 ination	ysis <b>fc</b> 5.027MI ports:	r Clock 'gatedClkW1' Iz) 721 / 187			
Delay: Source: Destination: Source Clock: Destination Clock:	fifo/writ fifo/data gatedClkW gatedClkW	eP/ring_0 Buf_4_34 71 rising 71 rising	(FF) (FF)	= = 1)			
Data Path: fifo/wr	iteP/ring_	0 to fife	/dataB	uf_4_34			
Data Path: fifo/wr Cell: <b>in-&gt;out</b>	iteP/ring_ fanout	0 <b>to</b> fife Gate Delay	o / dataB Net Delay	uf_4_34 Logical Name (Net Name)			
Data Path: fifo/wr <u>Cell:in-&gt;out</u> <u>FDPE:C-&gt;Q</u> ring 0)	iteP/ring_ fanout 5	0 to fife Gate Delay 0.591	o/dataB Net Delay 0.808	uf_4_34 Logical Name (Net Name) fifo/writeP/ring_0 (fifo/writeP/			
Data Path: fifo/wr Cell:in->out FDPE:C->Q ring_0) LUT4:10->O dataBuf 4	iteP/ring_ fanout 5 and0000)	0 <b>to</b> fife Gate Delay 0.591 0.704	0 / dataB Net Delay 0.808 1.263	uf_4_34 Logical Name (Net Name) fifo/writeP/ring_0 (fifo/writeP/ fifo/dataBuf_4_and00001 (fifo/			
Data Path: fifo/wr Cell:in->out FDPE:C->Q ring_0) LUT4:10->O dataBuf_4 FDCE:CE	iteP/ring_ fanout 5 35 and0000)	0 <b>to</b> fife Gate Delay 0.591 0.704 0.555	0/dataB Net Delay 0.808 1.263	uf_4_34 Logical Name (Net Name) fifo/writeP/ring_0 (fifo/writeP/ fifo/dataBuf_4_and00001 (fifo/ fifo/dataBuf_4_0			
Data Path: fifo/wr Cell:in->out FDPE:C->Q ring_0) LUT4:10->O dataBuf_4 FDCE:CE Total	iteP/ring_ fanout 5 35 and0000)	0 to fife Gate Delay 0.591 0.704 0.555 3.921 ns	0/dataB Net Delay 0.808 1.263 (1.850 (47.2%	uf_4_34 Logical Name (Net Name) fifo/writeP/ring_0 (fifo/writeP/ fifo/dataBuf_4_and00001 (fifo/ fifo/dataBuf_4_0 ns logic, 2.071ns route) logic, 52.8% route)			

## B.3 The Mesochronous Network

$\operatorname{synth}/\operatorname{routerFifo.syr}$	tokenring.vhd".
Release 10.1 - xst K.31 (nt) Copyright (c) 1995-2008 Xilinx, Inc. All rights reserved.	Unit <tokenring_1> synthesized.</tokenring_1>
[]	Synthesizing Unit <tokenring_2>. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ tokenring.yhd".</tokenring_2>
* HDL Analysis *	Found 5-bit register for signal <ring>. Unit <tokenring 2=""> synthesized.</tokenring></ring>
Analyzing Entity <routerfifo> in library <work> (Architecture <structure>). Entity <routerfifo> analyzed. Unit <routerfifo> generated.</routerfifo></routerfifo></structure></work></routerfifo>	
Analyzing generic Entity $\langle fifo \rangle$ in library $\langle work \rangle$ (Architecture $\langle structure \rangle$ ). N = 5 W = 35	Synthesizing Unit <fulldetector>. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ fulldetector.vhd". Found 1-bit register for signal <sync0>.</sync0></fulldetector>
Entity <fifo> analyzed. Unit <fifo> generated.</fifo></fifo>	Found 1-bit register for signal <sync1>. Found 1-bit register for signal <sync2>.</sync2></sync1>
Analyzing generic Entity <tokenring.1> in library <work> (Architecture <behaviour>). N = 5 default = 2</behaviour></work></tokenring.1>	Summary: inferred 3 D-type flip -flop(s). Unit <fulldetector> synthesized.</fulldetector>
Entity <tokenring.1> analyzed. Unit <tokenring.1> generated.</tokenring.1></tokenring.1>	Synthesizing Unit <emptydetector>.</emptydetector>
Analyzing generic Entity <tokenring.2> in library <work> (Architecture <behaviour>).</behaviour></work></tokenring.2>	Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ emptydetector.vhd". Found 5-bit register for signal <syncwritep>.</syncwritep>
default = 12 Entity <tokenring.2> analyzed. Unit <tokenring.2> generated.</tokenring.2></tokenring.2>	Summary: inferred 5 D-type flip-flop(s). Unit <emptydetector> synthesized.</emptydetector>
Analyzing generic Entity <fulldetector> in library <work> (Architecture &lt; behaviour&gt;).</work></fulldetector>	
N = 5 Entity <fulldetector> analyzed. Unit <fulldetector> generated.</fulldetector></fulldetector>	Synthesizing Unit <pre> HPU&gt;.     Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/     hpu.vhd".</pre>
Analyzing generic Entity <emptydetector> in library <work> (Architecture &lt; structure&gt;).</work></emptydetector>	Found 4-bit register for signal <selint>. Summary:</selint>
N = 5 Entity <emptydetector> analyzed. Unit <emptydetector> generated.</emptydetector></emptydetector>	Unit <hpu> synthesized.</hpu>
Analyzing Entity <router> in library <work> (Architecture <struct>). Entity <router> analyzed. Unit <router> generated.</router></router></struct></work></router>	Synthesizing Unit <xbar>. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/</xbar>
$\begin{array}{llllllllllllllllllllllllllllllllllll$	xbar.vhd". Unit <xbar> synthesized.</xbar>
Analyzing Entity <xbar> in library <work> (Architecture <structure>). Entity <xbar> analyzed. Unit <xbar> generated.</xbar></xbar></structure></work></xbar>	Synthesizing Unit <fifo>. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ fifo.vhd". Found 175-bit register for signal <databuf>.</databuf></fifo>
* HDL Synthesis *	Summary: inferred 175 D-type flip-flop(s). Unit <fifo> synthesized.</fifo>
Performing bidirectional <b>port</b> resolution	
Synthesizing Unit <tokenring 1="">. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/</tokenring>	Synthesizing Unit <router>.           Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/</router>

74

Redacted synthesis reports

<pre>router.vhd". Found 175-bit register for signal <hpuout>. Found 175-bit register for signal <xbarout>. Found 20-bit register for signal <xbarsel>. Summary: inferred 370 D-type flip-flop(s). Unit <router> synthesized. Synthesizing Unit <routerfifo>. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous routerFifo.vhd". WARNING: Xst:646 - Signal <fifofull> is assigned but never used. This unconnected signal will be trimmed during the optimization process. WARNING: Xst:646 - Signal <fifoempty> is assigned but never used. This unconnected signal will be trimmed during the optimization process. Unit <routerfifo> synthesized.</routerfifo></fifoempty></fifofull></routerfifo></router></xbarsel></xbarout></hpuout></pre>	$ \left  \begin{array}{cccccccccccccccccccccccccccccccccccc$
UDI Sunthasia Bonost	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
Macro Statistics# Registers: 711-bit register: 1520-bit register: 135-bit register: 354-bit register: 55-bit register: 15	Device utilization summary:
* Advanced HDL Synthesis *	Number of IOS:     353       Number of bonded IOBs:     353       Number of GCLKs:     2       out of     24       8%
Loading device for application Rf Device from file '3s1200e.nph' in environment :\Program Files (x86)\Xilinx\ISE.	C Timing Summary: Speed Grade: -4
Advanced HDL Synthesis <b>Report</b> Macro Statistics # Registers : 1355 Flip-Flops : 1355	Minimum period: 7.566ns (Maximum Frequency: 132.163MHz) Minimum input arrival time before clock: 7.695ns Maximum output required time <b>after</b> clock: 4.283ns Maximum combinational path delay: No path found Timing Detail:
[]	All values displayed in nanoseconds (ns)
* Final Report *	Timing constraint: Default period analysis for Clock 'clkLocal' Clock period: 7.566ns (frequency: 132.163MHz) Total number of paths / destination ports: 18238 / 510
Final Results         RTL Top Level Output File Name       : routerFifo.ngr         Top Level Output File Name       : routerFifo         Output Format       : NGC         Optimization Goal       : Speed         Keep Hierarchy       : NO	Delay:       7.566ns (Levels of Logic = 5)         Source:       fifoGen [1].fifo/readP/ring_2 (FF)         Destination:       router/port1/selInt_0 (FF)         Source Clock:       clkLocal rising         Destination Clock:       clkLocal rising
Design Statistics # IOs : 353 Cell Usage :	Data Path: fifoGen[1].fifo/readP/ring_2 to router/port1/selInt_0 Gate Net Cell:in->out fanout Delay Delay Logical Name (Net Name)

$FDPE: C \rightarrow Q$	77 0.591	1.451	fifoGen[1].fifo/readP/ring 2 (	Delay:	$5.260\mathrm{ns}$
fifoGen[1].	fifo/readP/ring	2)	_	Source:	fifoGen
LUT3:10->O	1 0.704	0.000	fifoGen[1].fifo/dataR<0>365_F (N492	Destination:	fifoGen [
)				Source Clock:	clkNeigh
MUXF5: I0 ->O	3 0.321	0.535	fifoGen[1].fifo/dataR<0>365 (	Destination Clock:	clkNeigh
fifoGen[1].	fifo/data $R < 0 > 3$	65)			
LUT4: I3->O	19 0.704	1.089	fifoGen[1].fifo/dataR<0>3113 2 (	Data Path: fifoGen	[4].fifo/
fifoGen[1].	fifo/data $R < 0 > 3$	113 1)			
LUT4: I3->O	1 0.704	0.455	router/port1/selIntNext<0> SW1 (	Cell: in ->out	fanout
N401)					
LUT4: I2->0	1 0.704	0.000	router/port1/selIntNext<0> (router/	FDC : C->Q	2
port1/selInt	t N e x t < 0 >)		, _ , , , , , ,	fifoGen[4]	. fifo/ful
FDC:D	0.308		router/port1/selInt 0	LUT3: I1 ->O	10
				fifoGen[4]	. fifo/wri
Total	7.566	ns (4.036	ns logic, 3.530ns route)	LUT3: 12 ->O	35
		(53.3%	logic, 46.7% route)	(fifoGen 4	]. fifo/da
			- · /	FDCE : CE	. ,

Timing constraint: Default period analysis **for** Clock 'clkNeighbour' Clock period: 5.260ns (frequency: 190.108MHz) Total number **of** paths / destination ports: 3610 / 940

Delay: Source: Destination: Source Clock: Destination Clock:	5.260ns ( fifoGen [ fifoGen [ clkNeight clkNeight	(Levels 4]. fifo/s 4]. fifo/s 0 our risi 0 our risi	of Logic fullDet/ lataBuf_ ng ng	= 2) sync1 (FF) 4_34 (FF)
Data Path: fifoGen	[4].fifo/f	fullDet/s Gate	sync1 <b>to</b> Net	fifoGen[4].fifo/dataBuf_4_34
Cell: in ->out	fanout	Delay	Delay	Logical Name (Net Name)
FDC:C->Q fifoGen[4]	2 fifo/full	0.591 Det/svnc	0.526	fifoGen[4].fifo/fullDet/sync1 (
LUT3: I1->0 fifoGen[4]	10 fifo/writ	0.704 eEnInt)	0.917	fifoGen[4].fifo/writeEnInt1 (
LUT3: 12->0 (fifoGen[4		0.704 aBuf 4	1.263 and0000)	fifoGen[4].fifo/dataBuf_4_and00001
FDCE: CE	. ,	$0.555^{-}$	,	fifoGen[4].fifo/dataBuf_4_0
Total		5.260 ns	s (2.554 (48.6%	ns logic, 2.706ns route) logic, 51.4% route)
[]				

# B.4 FPGA Implementation and Test

$\operatorname{synth}/\operatorname{TestEnv.syr}$	
---	--

$\operatorname{synth}/\operatorname{TestEnv.syr}$	
Release 10.1 - xst K.31 (nt)	Analyzing generic Entity <fulldetector.2> in library <work> (Architecture &lt; behaviour&gt;).</work></fulldetector.2>
Copyright (c) 1995-2008 Xilinx, Inc. All rights reserved.	N = 5 Entity <fulldetector.2> analyzed. Unit <fulldetector.2> generated.</fulldetector.2></fulldetector.2>
[]	Analyzing generic Entity <emptydetector.2> in library <work> (Architecture &lt;</work></emptydetector.2>
* HDL Analysis *	structure >). N = 5
Analysing Entities (TestEns) in Hilberry (mark) (Analytestury (Laboritory))	Entity <emptydetector.2> analyzed. Unit <emptydetector.2> generated.</emptydetector.2></emptydetector.2>
<pre>WARNING: Xst:790 - "D:/Users/acb/Documents/DTU/Bachelor/src/meschronous/fpgaTest. vhd" line 105: Index value(s) does not match array range, simulation microacte</pre>	Analyzing Entity <router> in library <work> (Architecture <struct>). Entity <router> analyzed. Unit <router> generated.</router></router></struct></work></router>
<pre>WARNING: Xst:790 - "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/fpgaTest. vhd" line 106: Index value(s) does not match array range, simulation</pre>	Analyzing Entity <hpu> in library <work> (Architecture <struct>). Entity <hpu> analyzed. Unit <hpu> generated.</hpu></hpu></struct></work></hpu>
WARNING: Xst: 790 - "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/fpgaTest. vhd" line 111: Index value(s) does not match array range, simulation	Analyzing Entity <xbar> in library <work> (Architecture <structure>). Entity <xbar> analyzed. Unit <xbar> generated.</xbar></xbar></structure></work></xbar>
WARNING: Xst: 790 - "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/fpgaTest. vhd" line 113: Index value(s) does not match array range, simulation	Analyzing generic Entity <fifo.1> in library <work> (Architecture <structure>). N = 10 <math>W = 35</math></structure></work></fifo.1>
Entity <testenv> analyzed. Unit <testenv> generated.</testenv></testenv>	Entity <fifo.1> analyzed. Unit <fifo.1> generated.</fifo.1></fifo.1>
Analyzing Entity <sevseg> in library <work> (Architecture <behavioral>). INFO:Xst:1561 - "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/sevseg.vhd" line 118: Mux is complete : default of case is discarded INFO:Xst:1561 - "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/sevseg.vhd"</behavioral></work></sevseg>	Analyzing generic Entity <tokenring.1> in library <work> (Architecture <behaviour>). N = 10 default = 3</behaviour></work></tokenring.1>
<pre>line 336: Mux is complete : default of case is discarded WARNING: Xst:819 - "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/sevseg. vhd" line 156: One or more signals are missing in the process sensitivity list To enable synthesis of FFCA/CPID hardware XST will assume that all</pre>	Entity <tokenring.1> analyzed. Unit <tokenring.1> generated. Analyzing generic Entity <tokenring.2> in library <work> (Architecture <behaviour &gt;).</behaviour </work></tokenring.2></tokenring.1></tokenring.1>
necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:	N = 10 default = 12 Entity <tokenring.2> analyzed. Unit <tokenring.2> generated.</tokenring.2></tokenring.2>
<pre><led3>, <leddp>, <led2>, <led1>, <led0> Entity <sevseg> analyzed. Unit <sevseg> generated.</sevseg></sevseg></led0></led1></led2></leddp></led3></pre>	Analyzing generic Entity <fulldetector.1> in library <work> (Architecture &lt; behaviour&gt;).</work></fulldetector.1>
Analyzing Entity <routerfifo> in library <work> (Architecture <structure>).Entity <routerfifo> analyzed. Unit <routerfifo> generated.</routerfifo></routerfifo></structure></work></routerfifo>	N = 10 Entity <fulldetector.1> analyzed. Unit <fulldetector.1> generated.</fulldetector.1></fulldetector.1>
Analyzing generic Entity <fifo.2> in library <work> (Architecture <structure>). N = 5</structure></work></fifo.2>	Analyzing generic Entity <emptydetector.1> in library <work> (Architecture &lt; structure&gt;).</work></emptydetector.1>
W = 35 Entity <fifo.2> analyzed. Unit <fifo.2> generated.</fifo.2></fifo.2>	Entity <emptydetector.1> analyzed. Unit <emptydetector.1> generated.</emptydetector.1></emptydetector.1>
Analyzing generic Entity <tokenring.3> in library <work> (Architecture       )). N = 5 default = 3</work></tokenring.3>	Analyzing Entity <clockdivider> in library <work> (Architecture <behavioral>). Set user-defined property "CAPACITANCE_=_DONT CARE" for instance &lt; CLKIN_IBUFG_INST&gt; in unit <clockdivider>. Set user-defined_property "IBUF_DELAY_VALUE_=0" for instance &lt; CLKIN_UPUEC_USET in unit <clockdivider>.</clockdivider></clockdivider></behavioral></work></clockdivider>
Entity <tokenring.3> analyzed. Unit <tokenring.3> generated.</tokenring.3></tokenring.3>	Set user-defined property "IOSTANDARD_=_UDEFAULT" for instance < CLKIN IBUEG INST> in unit <clockdivider>.</clockdivider>
<pre>Analyzing generic Entity <tokenking.4> in library <work> (Architecture <behaviour &gt;). N = 5</behaviour </work></tokenking.4></pre>	Set user-defined property "CLKDV DIVIDE_=5.0000000000000000" for instance < DCM SP INST> in unit <clockdivider>.</clockdivider>
default = 12 Entity <tokenring.4> analyzed. Unit <tokenring.4> generated.</tokenring.4></tokenring.4>	Set user-defined property "CLKFX_DIVIDE_=1" for instance <dcm_sp_inst> in unit <clockdivider>.</clockdivider></dcm_sp_inst>

<pre>Set user-defined property "CLKFX_MULTIPLY_=4" for instance <dcm_sp_inst> in unit <clockdivider>. Set user-defined property "CLKIN_DIVIDE_BY_2_=FALSE" for instance &lt; DCM_SP_INST&gt; in unit <clockdivider>.</clockdivider></clockdivider></dcm_sp_inst></pre>	inferred 1 Counter(s). inferred 18 D-type flip - flop(s). Unit <sevseg> synthesized.</sevseg>
Set user-defined property "CLKIN PERIOD_=20.00000000000000" for instance <dcm sp_inst=""> in unit <clockdivider>. Set user-defined property "CLKOUT PHASE SHIFT_=NONE" for instance &lt;</clockdivider></dcm>	Synthesizing Unit <tokenring_3>. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/</tokenring_3>
Set user-defined property "DEKEW ADJUST_=_SYSTEM_SYNCHRONOUS" for instance	Found 5-bit register for signal <ring>. Unit <tokenring_3> synthesized.</tokenring_3></ring>
<pre><dcm_sp_insi> in unit <clockdivider>. Set user-defined property "DFS_FREQUENCY_MODE_=LOW" for instance &lt;     DCM_SP_INST&gt; in unit <clockdivider>. Set user-defined property "DLL_FREQUENCY_MODE_=LOW" for instance &lt;</clockdivider></clockdivider></dcm_sp_insi></pre>	Synthesizing Unit <tokenring_4>. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ tokenring.vhd".</tokenring_4>
DCM_SP_INST> in unit <clockdivider>. Set user-defined property "DSS_MODE_=NONE" for instance <dcm_sp_inst> in unit <clockdivider>.</clockdivider></dcm_sp_inst></clockdivider>	Found 5-bit register for signal <ring>. Unit <tokenring_4> synthesized.</tokenring_4></ring>
<pre>Set user-defined property "PACTORY_FC00" for instance <dcm_sp_inst> in</dcm_sp_inst></pre>	Synthesizing Unit <fulldetector 2="">. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ fulldetector.vhd". Found 1-bit register for signal <sync0>. Found 1-bit register for signal <sync1></sync1></sync0></fulldetector>
Set user-defined property "STARTUP_WAIT_=FALSE" for instance <dcm_sp_inst> in unit <clockdivider>. Entity <clockdivider> analyzed. Unit <clockdivider> generated.</clockdivider></clockdivider></clockdivider></dcm_sp_inst>	Found 1-bit register for signal <sync2>. Summary: inferred 3 D-type flip-flop(s). Unit <fulldetector_2> synthesized.</fulldetector_2></sync2>
* HDL Synthesis *	Synthesizing Unit <emptydetector 2="">. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ emptydetector.vhd".</emptydetector>
Performing bidirectional <b>port</b> resolution Synthesizing Unit <sevseg>. Related source <b>file is</b> "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/</sevseg>	Found 5-bit register for signal <syncwritep>. Summary: inferred 5 D-type flip-flop(s). Unit <emptydetector_2> synthesized.</emptydetector_2></syncwritep>
<pre>sevseg.vna<sup>-</sup>. Register <leddp<>&gt;&gt; equivalent to <leddp<>&gt;&gt; has been removed Register <leddp<>&gt;&gt; equivalent to <leddp<>&gt;&gt; has been removed Register <leddp<>&gt;&gt; equivalent to <leddp<>&gt;&gt; has been removed Found finite state machine <fsm_d <curan="" for="" signal="">.</fsm_d></leddp<></leddp<></leddp<></leddp<></leddp<></leddp<></pre>	Synthesizing Unit <hpu>. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ hpu.vhd".</hpu>
States     4       Transitions     4       Inputs     0       Outputs     8	Found 4-bit <b>register for signal</b> <selint>. Summary: inferred 4 D-<b>type</b> flip-flop(s). Unit <hpu> synthesized.</hpu></selint>
Outputs     obset       Clock     clk2 (rising_edge)       Reset     rst (positive)       Reset type     synchronous       Reset State     11       Power Up State     11	Synthesizing Unit <xbar>. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ xbar.vhd". Unit <xbar> synthesized.</xbar></xbar>
Encoding   automatic     Implementation   LUT 	Synthesizing Unit <tokenring_1>. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/</tokenring_1>
Found 14-bit up counter for signal <count>. Found 4-bit register for signal <led0>. Found 4-bit register for signal <led1>. Found 4-bit register for signal <led2>.</led2></led1></led0></count>	tokenring.vhd". Found 10-bit <b>register for signal</b> <ring>. Unit <tokenring_1> synthesized.</tokenring_1></ring>
Found 4-bit register for signal <led3>. Found 1-bit register for signal <leddp<0>&gt;. Summary: inferred 1 Finite State Machine(s).</leddp<0></led3>	Synthesizing Unit <tokenring_2>. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ tokenring.vhd".</tokenring_2>

Found 10-bit register for signal <ring>. Unit <tokenRing 2> synthesized. Synthesizing Unit <routerFifo>. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ Synthesizing Unit <fullDetector 1>. routerFifo.vhd" Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ WARNING: Xst:646 - Signal <fifoFull> is assigned but never used. This unconnected fulldetector.vhd" signal will be trimmed during the optimization process. Found 1-bit register for signal <sync0>. WARNING: Xst:646 - Signal <fifoEmpty> is assigned but never used. This unconnected Found 1-bit register for signal <sync1>. signal will be trimmed during the optimization process. Found 1-bit register for signal <sync2>. Unit <routerFifo> synthesized. Summary: inferred 3 D-type flip-flop(s). Unit <fullDetector 1> synthesized. Synthesizing Unit <TestEnv>. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ fpgaTest.vhd". Synthesizing Unit <emptyDetector 1>. WARNING: Xst:647 - Input <sw<7:6>> is never used. This port will be preserved and Related source file is "D:/ Users/acb/Documents/DTU/Bachelor/src/mesochronous/ left unconnected if it belongs to a top-level block or it belongs to a subemptydetector.vhd". block and the hierarchy of this sub-block is preserved. Found 10-bit register for signal <syncWriteP>. WARNING: Xst:647 - Input <br/>
dtnOk> is never used. This port will be preserved and Summary: left unconnected if it belongs to a top-level block or it belongs to a subinferred 10 D-type flip-flop(s). block and the hierarchy of this sub-block is preserved. Unit <emptyDetector\_1> synthesized. WARNING: Xst:646 - Signal < fifoFull > is assigned but never used. This unconnected signal will be trimmed during the optimization process.  $\label{eq:WARNING:Xst:646-Signal < fifoEmpty> is assigned but never used. This unconnected with the set of t$ Synthesizing Unit <fifo 1>. signal will be trimmed during the optimization process. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ WARNING: Xst:646 - Signal <clkLockedOut> is assigned but never used. This unconnected signal will be trimmed during the optimization process. fifo vhd" WARNING: Xst:646 - Signal <clkBufG> is assigned but never used. This unconnected Found 350-bit register for signal <dataBuf>. INFO: Xst:738 - HDL ADVISOR - 350 flip-flops were inferred for signal <dataBuf>. signal will be trimmed during the optimization process. You may be trying to describe a RAM in a way that is incompatible with block WARNING: Xst:646 - Signal <clk0Out> is assigned but never used. This unconnected and distributed RAM resources available on Xilinx devices, or with a signal will be trimmed during the optimization process. specific template that is not supported. Please review the Xilinx resources  $\label{eq:found_finite_state} Found \mbox{ finite state machine } < \mbox{FSM_1} \mbox{ for signal } < \mbox{sendState} >.$ documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced States 4 synthesis time. Transitions 6 Summary: Inputs 2 inferred 350 D-type flip-flop(s). Outputs 5 Unit <fifo 1> synthesized. clkW (rising edge) Clock Reset reset (positive) Reset type asynchronous Synthesizing Unit <ClockDivider>. Reset State idle  $Related \ source \ file \ is \ "D: / \ Users / \ acb / \ Documents / DTU / \ Bachelor / \ Xilinx / \ mesorouter \ Normality = 0.5 \ Source \ Sour$ Power Up State idle /ClockDivider.vhd" Encoding automatic Unit <ClockDivider> synthesized. Implementation LUT Found 3-bit comparator equal for signal <fifoDest\$cmp eq0000> created at line Synthesizing Unit <fifo 2>. 94 Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ Found 5-bit 3-to-1 multiplexer for signal <fifoRen >. fifo vhd" Found 48-bit register for signal <numRecvd>. Found 175-bit register for signal <dataBuf>. Found 48-bit 3-to-1 multiplexer for signal <numRecvdNext>. Summary Found 8-bit adder for signal <numRecvdNext\_0\$addsub0000> inferred 175 D-type flip-flop(s). Unit <fifo 2> synthesized. at line 151. Found 8-bit adder for signal <numRecvdNext\_1\$addsub0000> Found 35-bit comparator equal for signal <numRecvdNext 1\$cmp eq0000> created Synthesizing Unit <router >. at line 151. Related source file is "D:/Users/acb/Documents/DTU/Bachelor/src/mesochronous/ Found 8-bit adder for signal <numRecvdNext 2\$addsub0000>. router.vhd". Found 35-bit comparator equal for signal <numRecvdNext 2\$cmp eq0000> created Found 175-bit register for signal <HPUout>. at line 151. Found 175-bit register for signal <XbarOut>. Found 8-bit adder for signal <numRecvdNext\_3\$addsub0000>. Found 20-bit register for signal <XbarSel>. Found 35-bit comparator equal for signal <numRecvdNext 3\$cmp eq0000> created Summary: at line 151. inferred 370 D-type flip-flop(s).  $\label{eq:found_source} {\rm Found} \ 8- \, {\rm bit} \ \ {\rm adder} \ \ {\rm for} \ \ {\rm signal} \ < {\rm numRecvdNext} \ \_ 4 \$ {\rm addsub0000} >.$ Unit <router> synthesized. Found 8-bit adder for signal <numRecvdNext 5\$add0000> created at line 155.

Found 35-bit comparator equal <b>for signal</b> <numr at line 160.</numr 	$ecvdNext_5$ cmp_eq0000> created	[]		
Found 8-bit 3-to-1 multiplexer for signal <numl 141.<="" line="" td=""><td>RecvdNext_<math>5</math>mux0000&gt; created at</td><td>* Fina</td><td>Beport</td><td>*</td></numl>	RecvdNext_ $5$ mux0000> created at	* Fina	Beport	*
Found 8-bit 3-to-1 multiplexer for signal <numl< td=""><td>RecvdNext_5\$mux0001&gt; created at</td><td></td><td></td><td></td></numl<>	RecvdNext_5\$mux0001> created at			
line 141.		Final Results		
Found 8-bit 3-to-1 multiplexer for signal <numl< td=""><td>RecvdNext_5\$mux0002&gt; created at</td><td>RTL Top Level Output File Name</td><td>: TestEnv.ngr</td><td></td></numl<>	RecvdNext_5\$mux0002> created at	RTL Top Level Output File Name	: TestEnv.ngr	
Found 8 bit 2 to 1 multiplayer for signal snum	PoardNort 58mur0002> areated at	Output Format	: lestEnv	
line 141	tecouriext_samux0003> created at	Ontimization Goal	: Speed	
Found 8-bit register for signal <numsent>.</numsent>		Keep Hierarchy	: NO	
Found 8-bit adder for signal <numsent\$addsub000< td=""><td>0&gt;.</td><td></td><td></td><td></td></numsent\$addsub000<>	0>.			
Found 175-bit <b>register for signal</b> <recvbuf>.</recvbuf>		Design Statistics		
Found $10-bit$ register for signal $< recvState >$ .		# IOs	: 31	
Found 10-bit 3-to-1 multiplexer for signal <rec< td=""><td>vStateNext&gt;.</td><td></td><td></td><td></td></rec<>	vStateNext>.			
Found 3-bit up counter for signal <senddest>.</senddest>		Cell Usage :	. 4504	
Found 3-bit register for signal <sendorg>.</sendorg>	b0000 grouted at line 126	# BELS	: 4504	
Found 31-bit up counter for signal (serial)	boood cleated at line 120.	# GND	• 1	
Summary:		# INV	: 11	
inferred 1 Finite State Machine(s).		# LUT1	: 43	
inferred 2 Counter(s).		# LUT2	: 855	
inferred 236 D-type flip-flop(s).		# LUT2_D	: 1	
inferred 8 Adder/Subtractor(s).		# LUT2_L	: 15	
inferred 6 Comparator(s).		# LUT3	: 701	
inferred 95 Multiplexer(s).		# LUT3_D	: 15	
Unit <1estEnv> synthesized.			: 11	
INFO: Xst:1767 - HDL ADVISOB - Besource sharing has	identified that some	# LUT4 D	· 43	
arithmetic operations in this design can share	the same physical resources	# LUT4 L	: 349	
for reduced device utilization. For improved c	lock frequency you may try to	# MUXCY	: 133	
disable resource sharing.		# MUXF5	: 224	
		# VCC	: 1	
		# XORCY	: 43	
HDL Synthesis Report		# FlipFlops/Latches	: 3493	
Mana Statistica		# FDC	: 725	
# Adders / Subtractors	. 8	# FDCE	: 2093	
3-bit adder	: 1	# FDPE	: 41	
8-bit adder	: 7	# FDR	: 24	
# Counters	: 3	# FDRE	: 1	
14-bit up counter	: 1	# FDRS	: 8	
3-bit up counter	: 1	# Clock Buffers	: 2	
31-bit up counter	: 1	# BUFG	: 2	
# Registers	: 175	# 10 Buffers	: 28	
1 bit register	: 32	# IBUF	. 7	
2-bit register	- 5	# IBUFG	20	
20-bit register	: 1	# DCMs	: 1	
3-bit register	: 1	# DCM SP	: 1	
35-bit register	: 90			
4-bit register	: 9			
5-bit <b>register</b>	: 15	Device utilization summary:		
8-bit register	: 7			
# Comparators	: 6			
3-Dit comparator equal	: 1	Selected Device : 3s1200efg320-4		
	: 0 · 20	Number of Slices	2937 out of 8672	33%
1-bit 3-to-1 multiplexer	. 20	Number of Slice Flip Flope	3493 out of 17344	20%
2-bit  3-to-1 multiplexer	: 5	Number of 4 input LUTs:	4095 out of 17344	23%
8-bit 3-to-1 multiplexer	: 10	Number of IOs:	31	•
		Number of bonded IOBs:	28 out of 250	11%
		Number of GCLKs:	2 out of 24	8%
		Number of DCMs:	1 out of 8	12%

[]	
Timing Summary:	
Speed Grade: -4	
Minimum period: 22.438ns (Maximum Frequency: 44.567MHz) Minimum input arrival time before clock: 12.253ns Maximum output required time <b>after</b> clock: 10.148ns Maximum combinational path delay: 2.675ns	
Timing Detail:	
All values displayed in nanoseconds (ns)	
Timing constraint: Default period analysis for Clock 'DCM/CLKDV_BUF' Clock period: 22.438ns (frequency: 44.567MHz) Total number of paths / destination ports: 2245321 / 6248	
Delay: 11.219ns (Levels of Logic = 25) Source: fifoGen[3].fifo/dataBuf_3_1 (FF) Destination: numRecvd_5_6 (FF) Source Clock: DCM/CLKDV_BUF rising Destination Clock: DCM/CLKDV_BUF falling	
Data Path: fifoGen[3].fifo/dataBuf_3_1 to numRecvd_5_6	
Cell: in->out fanout Delay Delay Logical Name (Net Name)	
FDCE:C->Q 1 0.591 0.455 fifoGen[3].fifo/dataBuf_3_1 (	
$ \begin{array}{c} \text{fifoGen [3]. fifo/dataBuf 3 1)} \\ \text{LUT4: I2->O} & 1 & 0.704 & 0.499 & fifoGen [3]. fifo/dataR<1>20 (fifo$	Gen
[3].fifo/dataR<1>20) LUT4_L:I1->LO 1 0.704 0.104 fifoGen[3].fifo/dataR<1>43 (fifo	Gen
[3]. fifo/dataR<1>43) LUT4:I3->O 1 0.704 0.455 fifoGen[3]. fifo/dataR<1>75 (fifo	Out
<3><1>) LUT4: I2 ->O 1 0.704 0.000	
$\frac{Mcompar_numRecvdNext_3_cmp_eq0000_lut<0>}{Mcompar_numRecvdNext_3_cmp_eq0000_lut<0>}$	
$MUXCY: S = >O \qquad 1 \qquad 0.464 \qquad 0.000$	
$\frac{Mcompar_numRecvdNext_3_cmp_eq0000_cv<0>}{Mcompar_numRecvdNext_3_cmp_eq0000_cv<0>}$	
MUXCY: $OI = >O$ 1 0.059 0.000	.
Mcompar_numRecvdNext_3_cmp_eq0000_cy<1> ( Mcompar_numRecvdNext_3_cmp_eq0000_cv<1>)	
MUXCY: $CI = >0$ 1 0.059 0.000	
Mcompar_numRecvdNext_3_cmp_eq0000_cy<2> (	
MUXCY: $CI \rightarrow O$ 1 0.059 0.000	
$Mcompar_numRecvdNext_3 cmp_eq0000_cy<3> ($	
$ \begin{array}{c} \text{Mcompar_num} \text{Reconstruct} = 3 \text{ cmp} = \text{eq}(000 \text{ cy}(3.5)) \\ \text{MUXCY: } \text{CI} = \text{O} & 1 & 0.059 & 0.000 \end{array} $	
$Mcompar_numRecvdNext_3_cmp_eq0000_cy<4>$ (	
$ \begin{array}{c} \text{Mcompar} \_ \text{numRecvdNext} \_ 3\_\text{cmp} = \text{eq0000} \_ \text{cy} < 4 > ) \\ \text{MINCY} \cdot (1 - 20) = 1 1 0 - 0.59 = 0.000 \\ \end{array} $	
McMenter_numRecvdNext_3_cmp_eq0000_cy<5> (	
$\frac{Mcompar_numRecvdNext_3_cmp_eq0000_cy<5>)}{MINCV_GU_>0_1_1_0_050_0_0000_cy<5>)}$	
$\frac{1}{MOADI:OI-20} \qquad 1 \qquad 0.059 \qquad 0.000 \\ Mcompar numRecvdNext 3 cmp eq0000 cv<6> ($	
$ \begin{array}{c} Mcompar_{num}RecvdNext_{3}cmp_{eq}0000cy<6>)\\ MUXCY: CI->O & 1 & 0.059 & 0.000 \end{array} $	

Mcompar numRe	cvdNext 3 cmp eq(	0000 cy<7> (
Mcompar_numRe	vdNext_3_cmp_eq0	0000 cy<7>)
MUXCY: $CI = >0$ 1 0.000		
Mcompar_numRe	<pre>cvdNext_3_cmp_eq0</pre>	0000_cy<8> (
Mcompar_numRe	<pre>cvdNext_3_cmp_eq0</pre>	0000_cy<8>)
MUXCY: CI->O	1 0.059 0	0.000
Mcompar_numRe	<pre>vdNext_3_cmp_eq(</pre>	0000_cy<9> (
Mcompar_numRe	vdNext_3_cmp_eq0	J000_cy<9>)
MUXCY: CI->O	1 0.059 0	0.000
Mcompar_numRe	avdNext_3_cmp_equ	$\frac{1000}{2000} = \frac{10}{2000}$
MIXCY: CL->0	1 0_590	000
Mcompar numBe	cvdNext 3 cmp eq	0000  cv < 11 > (
Mcompar_numBe	cvdNext_3_cmp_eq(	0000  cv < 11 > 0
MUXCY: CI->O	1 0.059 0	0.000
Mcompar numRe	cvdNext 3 cmp eq(	0000 cv<12> (
Mcompar_numRe	cvdNext 3 cmp eq0	0000  cv < 12 > )
MUXCY: CI->O	1  0.059  0	$0.00\overline{0}$
Mcompar numRe	cvdNext 3 cmp eq0	0000 cy<13> (
Mcompar_numRe	vdNext_3_cmp_eq0	0000_cy<13>)
MUXCY: CI->O	1 0.059 0	0.000
Mcompar_numRe	cvdNext_3_cmp_eq0	0000_cy<14> (
Mcompar_numRe	cvdNext_3_cmp_eq0	0000_cy<14>)
MUXCY: CI->O	1 0.059 0	0.000
Mcompar_numRe	<pre>cvdNext_3_cmp_eq0</pre>	0000_cy<15> (
Mcompar_numRe	<pre>cvdNext_3_cmp_eq0</pre>	0000_cy<15>)
MUXCY: CI->O	1 0.059 0	.000
Mcompar_numRe	2vdNext_3_cmp_eq0	0000 - cy < 16 > (
MINCY CL >0	o	000 cy<10>)
Mcompar numBe	s 0.435 0	0000 cv<17 (
Mcompar_numBe	cvdNext_3_cmp_eq0	0000 cy < 17 > 0000 cy < 1000
LUT3: 12->0	2 0.704 0	0.622 Mmux numBecvdNext<5>7111 (N481)
LUT4 D: I0->O	3 0.704 0	.535 Mmux_numRecvdNext<5>12 (N89)
LUT4: I3 ->O	1 0.704 0	0.000 Mmux numRecvdNext<5>7 (numRecvdNext
<5><6>)		_
FDC:D	0.308	numRecvd_5_6
	11.010 (	
lotal	11.219ns (	(.694 ns logic, 3.525 ns route)
	(	08.0% logic, 31.4% route)
Timing constraint: Defa	ilt period analys	sis for Clock 'display/clk2'
Clock period: 3.108ns	(frequency: 321.	750MHz)
Total number of paths	/ destination po	orts: 2 / 2
		· · · · · · · · · · · · · · · · · · ·
Delay: 3.1	UShs (Levels of	Logic = 1
Doctination dis	play/curan_FSM_F	rui (rr) redo (FF)
Source Clock:	play/clk2_ricing	ruz (rr)
Destination Clock: dis	play/clk2 rising	
Destination Clock. dis	piag/cik2 lising	
Data Path: display/cur	an FSM FFd1 to d	lisplay/curan FSM FFd2
	Gate	Net – –
Cell: in->out fa	nout Delay D	Delay Logical Name (Net Name)
		` _ ` ` ` _ ` _ ` _ ` _ ` _ ` _ ` ~~ ` ~_ ` ~_ ` ~~ ` ~_ ` ~~ ` ~_ ` ~~ ~~
$FDR:C \rightarrow Q$	19 0.591 1	.085 display/curan_FSM_FFd1 (display/
curan_FSM_FFd1	)	
INV : I ->O	1 0.704 0	0.420 display/curan_FSM_FFd2-In1_INV_0 (
display/curan_l	FSM_FFd2-In)	
FDR:D	0.308	display/curan_FSM_FFd2
	2 108 /	1.602 1.505
rotal	3.108ns (	51.6% logic, 48.4% pouto)
	(	01.070 10g1C, 40.470 FOULEJ

[...]

T