

Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip

Qiaoyan Yu¹, José Cano², José Flich², Paul Ampadu³


¹*University of New Hampshire, USA*

²*Universitat Politècnica de València, Spain*

³*University of Rochester, USA*

Outline

- Introduction & Motivation
 - Impact of permanent and transient errors on NoC routers
 - Advanced topologies
- Proposed method
 - LBDRhr
 - Transient error control in LBDRhr
- Experimental results
- Summary and conclusions




Introduction

- Types of MPSoCs:


- Application-specific

- Fully irregular topologies
- System design totally customized
- E.g. Spidergon STNoC



- High-end

- Regular structures (2D mesh-based topologies)
- E.g. Tilera



This work focuses here !!!

Introduction

- Critical challenge in current NoCs: **RELIABILITY**

- Permanent errors


- E.g. due to defective components (links, routers)

- Solution based on fault-tolerant routing → **Logic-based Distributed Routing (LBDR)**

- Transient errors

- E.g. due to particle strike


- Solution based on error control coding → **Inherent information redundancy (IIR)**



It could be a good solution for addressing both permanent and transient errors in NoCs


Introduction & Motivation

- Problem: both LBDR and IIR methods cannot be applied to topologies and configurations for advanced NoC topologies
 - LBDR approach
 - Designed for 2D meshes
 - Routers connected to 1 router neighbour on each dimension and direction
 - Not ready for transient errors
 - IIR approach
 - Designed for XY routing
 - Not suitable for more advanced routing solutions
 - Not ready for permanent faults




Advanced Topologies

Diagonal mesh




1-hop links
2-hop diagonal links

2D-mesh with express channels



1-hop links
2-hop straight links

Flattened butterfly




1-hop links
2-hop straight links
3-hop links

The initial 2D-mesh is the underlying topology!!!


Proposed Ideas

- To address fault tolerance for advanced topologies:
 - Redesign the LBDR mechanism: **LBDRhr** (LBDR for high-radix networks)
 - Adaptive routing algorithm supported
 - 2 Virtual Channels
 - Deadlock-free for the high-radix topologies defined
 - Develop a **new method to detect transient errors** in LBDRhr logic
 - Exploits the inherent information redundancy in LBDRhr to significantly reduce the error control overhead



NoC Router Functionality



- Compute routing direction for next hop
- Pass the packet to its intended output port



Note: 24 is the maximum number of routing ports for each router, but not all need to be implemented, depends on the topology

Permanent Error Management


- Previous method: Logic-Based Distributed Routing (LBDR)
 - Four routing ports per switch (North, South, East, West)
 - Two sets of bits: Routing bits (R_{xy} , 2 per output port) and Connectivity bits (C_x , 1 per output port)
 - Minimal path support




$$\begin{aligned}
 N &= (N' \cdot \bar{E}' \cdot \bar{W}' + N' \cdot E' \cdot R_{ne} + N' \cdot W' \cdot R_{nw}) \cdot C_n \\
 S &= (S' \cdot \bar{E}' \cdot \bar{W}' + S' \cdot E' \cdot R_{se} + S' \cdot W' \cdot R_{sw}) \cdot C_s \\
 E &= (E' \cdot \bar{N}' \cdot \bar{S}' + E' \cdot N' \cdot R_{en} + E' \cdot S' \cdot R_{es}) \cdot C_e \\
 W &= (W' \cdot \bar{N}' \cdot \bar{S}' + W' \cdot N' \cdot R_{wn} + W' \cdot S' \cdot R_{ws}) \cdot C_w
 \end{aligned}$$

Permanent Error Management

- **LBDRhr**
 - Tolerates permanent link and router failures
 - Implemented with three basic logic blocks
 - 1-hop, 2-hop and 3-hop ports
 - Uses a few configuration bits to store local information about the neighboring routers
 - 8 configuration bits for routing purposes → Rxy
 - 2 bits for two deroute options (special cases) at every input port → DRx
 - 1 connectivity bit per output port → Cx



LBDRhr logic (common part)



LBDRhr logic (adaptive part)


One gate per output signal
e.g.: $NNNlbdr = NNN' \& Cnnn$

Routing restrictions (at 1hop ports) taken into account
e.g.: $N'' = (N' \& E' \& Rne) \mid (N' \& W' \& Rnw) \mid (N' \& /E' \& /W')$


One gate per output signal
(3hop ports have priority)
e.g.: $NElbdr = N' \& E' \& Cne \& /3hops$

support)

at the switch




LBDRhr logic (escape part)




Permanent Error Management

- Deadlock-free routing example



VC0: Faulty 2D-mesh with express channels





VC1: Faulty 2D-mesh


Prevision Transient Error Control Methods

- Limitation of Previous Methods

- Need knowledge of error locations
- Consume large link switching power
- Increase area overhead or
- Limited to XY routing



Triple modular redundancy^[2]



Forbidden pattern = '11'

Forbidden pattern = '11'


Inherent information redundancy

$$(Req_N + Req_S + Req_L + Req_W + Req_E) \leq 1$$



[1] R. Mărculescu, ISVLSI'03. [2] A. Yanamandra, *et al.* ASP-DAC' 10.
[3] Q. Yu, *et al.* NOCS'11.

New Inherent Information Redundancy Extraction

- Forbidden signal patterns in routers are regarded as inherent information redundancy (IIR)
- More IIR are found in LBDRhr-based router




Error Detection for CMP in Router



Error Detection for Multi-hop Logic

$$Err_{2-hops} = (NN \& SS) \mid (EE \& WW) \mid (NE \& SW) \mid (SE \& NW) \mid (NE \& SE) \mid (SW \& SE)$$



$$Err_{3-hops} = (NNE \& SSW) \mid (EEN \& SSW) \mid (EES \& WWN) \mid (SSE \& NNW) \mid (NNN \& SSS) \mid (EEE \& WWW) \mid (NNE \& NNW) \mid (SSW \& SSE) \mid (EEN \& EES) \mid (EES \& EEW) \mid (WWN \& WWS)$$


Experimental Results

- Error Detection Rate
- Reliability
- Flit Throughput and Latency
- Area, Power and Delay





Experimental Results: Setup

- Multiple NoC topologies
- LBDRhr Routing
- 8-bit address
- Synthesized with a TSMC 65nm technology




Error Detection Rate in CMP

- No matter how the NoC size changes, the error detection rate for E' and W' is 100% because of the use of the internal node.
- The error detection rate for EE', WW', EEE' and WWW' is less than 1.
 - Only the occurrence of opposite direction pairs helps to detect errors in EE', WW', EEE' and WWW' (the non-zero subtraction output does not contribute to detect the errors causing wrong EE', WW', EEE', WWW').




Error Detection Rate in Multi-hop Logic

3-hop path





2-hop path



- Achieve minor variation on the error detection rate for different topologies.
- Improve the error detection rate of 2-hops logic as the number of error injected to the logic increases, because of more IIR



Residual Error Rate Comparison

- The proposed method
 - Reduce the residual error rate by two orders of magnitude over TMR
 - Slightly vary the error detection rate



Flit Throughput and Latency

- The number of faulty links in each topology increases up to obtain the underlying 2D-mesh




Area, Power and Delay

		LBDRhr without Error Detection	LBDRhr with Proposed Error Detection	LBDRhr with TMR
Area (μm^2)		342 (100%)	363 (106.1%)	806 (235.7%)
Delay (ns)		0.495 (100%)	0.54 (109.1%)	0.51 (103%)
Power	Dyn.(μW)	199.97 (100%)	207.27 (103.7%)	267.39 (133.7%)
	Leak(μW)	1.8084 (100%)	1.8405 (101.8%)	4.0969 (226.5%)

Conclusions

- For **transient errors**, our method reduces the residual error rate and the average power consumption by up to 200x and 30%, respectively, over triple modular redundancy.
- For **permanent errors**, the proposed method is able to cover permanent failures of all the long-range links and 80% of the failure combinations of the 2D-mesh links.



Thank you!

Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip

Qiaoyan Yu¹, José Cano², José Flich², Paul Ampadu³

¹*University of New Hampshire, USA*

²*Universitat Politècnica de València, Spain*

³*University of Rochester, USA*

Error Detection for Deroute Logic

- Four directions are exclusive is regarded as a new inherent information redundancy

$$N_{deroute} = \sim DR[0] \& \sim DR[1]$$

$$E_{deroute} = \sim DR[0] \& DR[1]$$

$$W_{deroute} = DR[0] \& \sim DR[1]$$

$$S_{deroute} = DR[0] \& DR[1]$$

