



NOC Symposium, May 9th 2012, Lyngby, Denmark

Modeling and Power Evaluation of On-Chip Router Components in Spintronics

Pierre Schamberger & Zhonghai Lu

Dept. of Electronics Systems, School for ICT
KTH Royal Institute of Technology, Sweden

Xianyang Jiang

Institute of Microelectronics and IT
Wuhan University, China

Meikang Qui

Dept. of ECE
University of Kentucky, USA

Agenda



- **Spintronics**
 - Motivation
 - Overview
- **Magnetic Tunnel Junction (MTJ)**
 - Theory
 - Research status
 - Reading and Writing MTJs
 - Switching energy
 - Simulation model
- **Results for on-chip routers components**
 - Buffers
 - Crossbars

Spintronics & MTJ

Magnetic Tunnel Junction

Spintronics ?




- **Motivations:**

- CMOS drawbacks
 - Static current
 - High dynamic current
- Routers become essentials
 - Power consuming



- **Spintronics:**

- Tunneling effect
- Spin and magnetic moment of the electron vs charge
- Potential applications : Memory, Logic elements, ...





Magnetic Tunnel Junction (MTJ)

- **Sandwich structure:**
 - Ferromagnetic/Insulator/Ferromagnetic
- **2 States:**
 - Parallel & Anti-parallel (resp. 1 & 0)
 - 2 Resistances (High & Low)
- **Main parameter:**
 - Tunnel Magnetoresistance Ratio (TMR)

$$TMR = \frac{R_{AP} - R_P}{R_P}$$


- Voltage dependency on the resistance values



MTJ: State of the Art


- TMR up to 600%
- Material:
 - Amorphous AlO barrier
 - MgO crystal barrier
- Main parameters:
 - Thickness of the free layer
 - Thickness of the insulated layer

Amorphous Al-O barrier




Various Bloch states tunnel incoherently.

Crystalline MgO(001) barrier



Only the Bloch states with Δ_1 symmetry tunnel dominantly.




Pros & Cons




Advantages	Drawbacks
○ <i>Good integration</i> ○ <i>Good scalability</i> ○ <i>Power failure safe</i> ○ <i>No static current</i> ○ <i>Power stand-by</i>	○ <i>Perturbations at high concentration rate (MRAM)</i> ○ <i>High switching (write) energy</i>

MTJ: Read circuitry

- 2 implementations:
 - 2 MTJs
 - 1 MTJ & 1 reference resistor



Evaluation request



2 MTJ
Mixed 1MTJ-1Resistor

MTJ: Write (Switching) circuitry

Agenda

Spintronics



MTJ

On-chip Buffer

On-chip Crossbar

Conclusion

- Different switching methods:
 - Spin-Torque Transfer (STT)
 - Perpendicular magnetization



Switching energy

Agenda

Spintronics

MTJ

On-chip Buffer


On-chip Crossbar

Conclusion

- 3 types of switching:
 - Precessional Switching
 - Dynamic Reversal
 - Thermally Activated Switching

- 2011 results :

Direction	Energy	Time
Anti-parallel state to parallel state	0.286pJ	1.54ns
Parallel state to Antiparallel state	0.706pJ	0.68ns



Switching power at 500MHz:

- Actual: 125 μ W
- Actual CMOS: 8 μ W
- Expected: 0.1 μ W


Simulation models and results

When applied to On-Chip Routers components

MTJ Model

- **Simulation choices:**

- Reading power only
- Total power = reading power + writing power



- **Reading model:**

- Simple model : Variable resistance
- Corrected model :
$$\frac{1}{R} = \frac{1}{c} + \frac{1}{a * \exp(-b.V)}$$

- **Writing power computation:**

- Extrapolated from 1fJ/switching

On-chip router components

- 3 main parts:



- Arbiter
- Buffers
- Crossbar

- Speed:

- 500MHz – 2GHz

- Data width:


- Up to 128 bits



Buffer implementation


○ CMOS Flip-flops

- Classic flip-flop model



○ MTJ reader circuitry


- Random Access Type
- Only 1 evaluation circuit/module
- 1 MTJ to store a each state



Buffer implementation


○ CMOS Flip-flops

- Classic flip-flop model



○ MTJ reader circuitry

- Random Access Type
- Only 1 evaluation circuit/module
- 1 MTJ to store a each state
- Branch transistor for **depth>50**



Buffer implementation: Results

Agenda

Spintronics

MTJ

On-chip Buffer

On-chip Crossbar

Conclusion

Switching probability: 50%

Frequency: 250MHz

Duty Cycle: 25%


Switching energy (est.): 1fJ

Key depth = 10

(over which the MTJ implementation is less power consuming)



Power saving = up to -56%

(Trend for deep buffer implementation, 56% of the CMOS power consumption is saved)



Crossbar implementation

- CMOS implementation:
 - Tri-state buffers
 - CMOS Flip-flop for the control bits
- MTJ implementation 1:
 - Tri-state buffers
 - MTJ reader for the control bits




Crossbar implementation

- MTJ implementation 2:

- No CMOS tri-state buffer
- Logic-in-Memory device

- CMOS Flip-flop: 0.6uW
- MTJ reader: 2.27uW
- Logic-In-Memory Mux: 2.5uW



Conclusion

- **Spintronics**
 - About electron's spin, not charge
- **MTJ switching methods**
 - Energy magnitude vs. Switching speed
- **MTJ reader concepts**
 - Resistance value comparison
- **Buffer MTJ implementation**
 - Very scalable
 - Power efficient
- **Crossbar MTJ Implementation**
 - Hardly scalable
 - Not yet power efficient
- **Extensions**
 - Router Arbiter with MTJ
 - Scalable Logic-in-Memory Multiplexer structure (Crossbar)

Questions

Thank you for your attention!

Any questions ?




Annexes


Magnetic Tunnel Junction

Annex: MTJ Reader DyCML


- **DyCML:**
 - Dynamic Current Model Logic
- **CCK:**
 - Cross-Coupled Keeper
- **DCS:**
 - Dynamic current source



Annex: Crossbar Logic-in-Memory



Annex: Buffer impl. results



Annex: Extensions

- MTJ Arbiters
- Switching energy enhancements
- Resizing buffers more power efficiently
- Scalable Logic-in-Memory Multiplexer