DVFS Based on Voltage Dithering and Clock Scheduling for GALS Systems

Manoj Kumar Yadav
Mario R. Casu
Maurizio Zamboni





Outline

- Motivations
- Dynamic Voltage and Frequency Scaling
- Frequency Scaling using clock gating
- Simple pipeline and timing error
- DVFS using clock gating mechanisms
- Power performance of simple pipeline
- NoC switch and power performance
- Conclusions






Motivations

- DVFS is established technique for power optimization
- DVFS implementation requires bulky voltage regulators and complex PLLs or DLLs
- GALS Systems could entail tens or even hundreds of different domains, each requires its own DVFS unit






GALS system with per-block DVFS






Dynamic Voltage and Frequency Scaling [Chandrakasan 1997]







Dynamic Voltage and Frequency Scaling [Chandrakasan 1997]









Frequency scaling using clock gating

Standard Frequency Scaling



Clock-Gating Based Frequency Scaling








Scheduler

edule	Pulse	Duty (%)		Schedule			J \ /
Binary	7001 01			Decimal	Binary	700001	
00 00	0	0.00		08	10 00	2/3	66.67
00 01	1/16	6.25		09	10 01	3/4	75.00
00 10	1/10	10.00		10	10 10	4/5	80.00
00 11	1/7	14.29		11	10 11	6/7	85.71
01 00	1/5	20.00		12	11 00	7/8	87.50
01 01	1/4	25.00		13	11 01	9/10	90.00
01 10	1/3	33.33		14	11 10	15/16	93.75
01 11	1/2	50.00		15	11 11	16/16	100.00
	Binary 00 00 00 01 00 10 00 11 01 00 01 01 01 10	/out of Binary 00 00	/out of Binary 00 00	/out of Binary 00 00	Decimal Decimal Decimal Decimal Decimal Decimal Decimal De	Binary	Decimal Binary




Scheduler






Frequency scaling using clock gating

Standard Frequency Scaling




Clock-Gating Based Frequency Scaling








Simple pipeline and timing error






Simple pipeline and timing error





Simple pipeline and timing error










DVFS using clock gating mechanisms

- Global clock gating
- Distributed clock gating using relay station
- Distributed clock gating using latches






DVFS using global clock gating






Distributed clock gating with relay station







Distributed clock gating with latches





Comparison: Global vs Distributed clock gating

GLOBAL CLOCK GATING	DISTRIBUTED CLOCK GATING

No transition time Transition time required. Time is dependent of

number of stages in pipeline

Current-inrush Smooth power envelope

Large fan-out Small fan-out

Larger delay from schedule to enable Minimum delay from schedule to enable






Experimental Results

- Simple Pipeline with adders
- Pipelined NoC switch






Power vs freq. of simple pipeline, global case








Power vs freq. of simple pipeline with latches






Power vs Freq of simple pipeline with RS








Power vs Freq of simple pipeline with RS








Pipelined NoC switch






NoC switch and Power vs Freq. Global case







NoC switch and Power vs Freq. Latch case







Conclusions

- Voltage scaling with few voltage levels
- Frequency scaling based on clock schedule
- Distributed clock gating is potentially advantageous compared to global clock gating
- Latch based distributed clock gating recommended





THANK YOU!!! for your kind attention



