



# Tiempo

## Tiempo Asynchronous Circuits System Verilog Modeling Language

*Asynch 2012, Copenhagen*



## Asynchronous Circuits SystemVerilog Modeling Language

- Motivations
- Which modeling language ?
- Design flow
- Modeling Features
  - Channels
  - Channels operations (memorization, pipelining, non-determinism)
  - Sequential models (implicit and explicit FSM modeling)
  - Some other features
- Conclusion

The presentation is available here : [www.tiempo-ic.com/uploads/Tiempo\\_Async\\_2012\\_Talk.pdf](http://www.tiempo-ic.com/uploads/Tiempo_Async_2012_Talk.pdf)