

# An Asynchronous Fully Digital DLL for DDR SDRAM Data Recovery

#### Jim Garside et al. University of Manchester





### **Contents**

- The problem
- Why 'asynchronous'
- Some asynchronous bits and pieces
- Dynamic switching and glitches
- Overall system
- Results
- Critique





- Strobes arrive 'unexpectedly' at an arbitrary phase to the internal clock
- Did have a 2x clock from which the SDRAM clock was derived





The University of Manchester

# **Existing solutions**

- Previous solutions existed
- Some (potentially) not as good
  e.g. using a *fixed* delay chain
- DLLs relied on (self) calibration *before* operation
  - Not adapting dynamically to (e.g.) temperature changes
- Not readily available!





The University of Manchester

# Why 'asynchronous'?

... especially when the *system* is so synchronous!

We looked at the delay problem ourselves:

○ in ignorance without preconceptions

- O producing a matched delay seemed like something we knew how to do!
- actual delay control is not synchronous with the system clock – not too scary!

The result was:

- O a novel solution
- with some useful properties





# **Delay line**



Delays not particularly remarkable

Control adopted from Amulet2e

O arbitrarily extensible with three control signals



## **Phase comparator**



Operation:

**MANCHESTER** 

- If one request is more than delay' ahead of the other it wins both mutexes. When the other request arrives an appropriate correction pulse results.
- □ If the requests arrive close to each other (within delay') lock is achieved.

The (fixed) delays provide a window to prevent 'hunting'.



#### **Asynchronous state machine**

MANCHESTER

1824



Modulo up/down counter converts pulses to rolling code



# **Switching and glitching**

□ Can the delay be adjusted (safely) whilst in use?



□ SPICE simulation suggests so

O Plot shows worst glitch discovered

Considerable 'filtering' provided by subsequent circuits



**MANCHESTER** 

### **Overall architecture**



- One delay line is used for feedback to calibrate DLL
- Parallel delay lines are used to delay strobes
- Extra delay line provided for fault tolerance
- Other logic used for test and calibration

**MANCHESTER** 

1824





The University of Manchester

### Layout

Hand layout from standard cells



- 130 nm process
- $\square$  630  $\mu$ m  $\times$  25  $\mu$ m





# **Test results**

#### Measured from silicon



- Wide window of tolerance
- Locks in the centre





# **Potential improvements**

Like most designs, by the time it's made there are some new ideas

- Locking window
  - There is a fixed time 'window' in the phase comparator
  - This could be made programmable to reduce 'hunting' around a lock
- Power saving
  - The manufactured DLL is continuously calibrated so a clock runs down one line all the time
  - O This is dumb! Physical conditions change slowly. Once locked the clock need only be sent 'occasionally' to confirm or re-establish a lock.
  - It would be possible to 'gate off' edges from the 'tail' of the line They currently always run the full length





# Conclusions

□ The circuit works (well) in silicon

- O Finds 'best' delay for required job
- Allows continuous calibration
- Fully digital solution: all standard cells
  - (with the addition of a mutex)
- Asynchronous 'mindset' resulted in 'unusual' design
  - O Async. state machine used to solve SDRAM problem
- Several inefficiencies in manufactured circuit
  - O There were competing priorities at the time! (







# Acknowledgements

#### Co-authors

- O Steve Furber
- O Steve Temple
- O Dave Clark
- O Luis Plana
- Rest of APT group
- Sponsors
  - O EPSRC
  - O ARM Ltd.
  - O Silistix

